|
Total properties:
12
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10671123
|
Filing Dt:
|
09/24/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/24/2005
| | | | |
|
Title:
|
STRUCTURE AND METHOD FOR PLACEMENT, SIZING AND SHAPING OF DUMMY STRUCTURES
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10775163
|
Filing Dt:
|
02/11/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
|
Title:
|
Method of fabricating bottle trench capacitors using an electrochemical etch with electrochemical etch stop
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10799910
|
Filing Dt:
|
03/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
|
Title:
|
ION IMPLANTATION OF HIGH-K MATERIALS IN SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10826840
|
Filing Dt:
|
04/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
|
Title:
|
THRESHOLD VOLTAGE DETECTOR FOR PROCESS EFFECT COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10854463
|
Filing Dt:
|
05/26/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
|
Title:
|
CHIP TO CHIP INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10958464
|
Filing Dt:
|
10/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
04/06/2006
| | | | |
|
Title:
|
GATE LAYER DIODE METHOD AND APPARATUS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11012322
|
Filing Dt:
|
12/16/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
TEST METHOD, CONTROL CIRCUIT AND SYSTEM FOR REDUCED TIME COMBINED WRITE WINDOW AND RETENTION TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
11017062
|
Filing Dt:
|
12/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
TRANSISTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2007
|
Application #:
|
11017129
|
Filing Dt:
|
12/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
TRANSISTOR DEVICE AND METHOD OF MANUFACTURE THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
11021520
|
Filing Dt:
|
12/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
COMMUNICATIONS SYSTEM WITH SEGMENTING AND FRAMING OF SEGMENTS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11021704
|
Filing Dt:
|
12/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/29/2006
| | | | |
|
Title:
|
Method for data transmit burst length control
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
11022202
|
Filing Dt:
|
12/22/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
|
Title:
|
MEMORY HAVING INTERNAL COLUMN COUNTER FOR COMPRESSION TEST MODE
|
|
