Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 031253/0832 | |
| Pages: | 3 |
| | Recorded: | 09/20/2013 | | |
| Attorney Dkt #: | LINKP123 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13902410
|
Filing Dt:
|
05/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
|
Title:
|
POWER SAVING TECHNIQUES THAT USE A LOWER BOUND ON BIT ERRORS
|
|
|
Assignee
|
|
|
|
|
| 3101 NORTH FIRST STREET |
| SAN JOSE, CALIFORNIA 95134 |
|
|
Correspondence name and address
|
| |
VAN PELT, YI AND JAMES LLP
|
| |
10050 N. FOOTHILL BLVD
|
| |
STE 200
|
| |
CUPERTINO, CA 95014
|
Search Results as of:
06/18/2024 01:57 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
