Total properties:
367
Page
1
of
4
Pages:
1 2 3 4
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
09608454
|
Filing Dt:
|
06/29/2000
|
Title:
|
BLOCK-LEVEL READ WHILE WRITE METHOD AND APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
09751545
|
Filing Dt:
|
12/30/2000
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
Title:
|
UPDATING A FILE IN A FRAGMENTED FILE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09753354
|
Filing Dt:
|
12/29/2000
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
SAMPLE AND HOLD VOLTAGE REFERENCE SOURCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
09800688
|
Filing Dt:
|
03/06/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
METHOD OF TRACKING OBJECTS FOR APPLICATION MODIFICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09801585
|
Filing Dt:
|
03/08/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
SPACE ALLOCATION AND TESTING FOR DATA IN A NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2003
|
Application #:
|
09803229
|
Filing Dt:
|
03/09/2001
|
Publication #:
|
|
Pub Dt:
|
09/12/2002
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROCESSING COMMANDS IN A QUEUE COUPLED TO A SYSTEM OR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2002
|
Application #:
|
09811025
|
Filing Dt:
|
03/16/2001
|
Title:
|
REDUCING LEVEL SHIFTER STANDBY POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
09820243
|
Filing Dt:
|
03/28/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
FLASH MEMORY LOW-LATENCY CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09823573
|
Filing Dt:
|
03/30/2001
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
METHOD AND SYSTEM USING A VIRTUAL LOCK FOR BOOT BLOCK FLASH
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
09895982
|
Filing Dt:
|
06/29/2001
|
Publication #:
|
|
Pub Dt:
|
01/02/2003
| | | | |
Title:
|
VIRTUAL-PORT MEMORY AND VIRTUAL-PORTING
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2003
|
Application #:
|
10026401
|
Filing Dt:
|
12/18/2001
|
Publication #:
|
|
Pub Dt:
|
06/19/2003
| | | | |
Title:
|
FLASH DEVICE OPERATING FROM A POWER-SUPPLY-IN-PACKAGE (PSIP) OR FROM A POWER SUPPLY ON CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
10077428
|
Filing Dt:
|
02/15/2002
|
Title:
|
USING MULTIPLE STATUS BITS PER CELL FOR HANDLING POWER FAILURES DURING WRITE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
10097801
|
Filing Dt:
|
03/14/2002
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
REDUCING LEVEL SHIFTER STANDBY POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10099678
|
Filing Dt:
|
03/14/2002
|
Publication #:
|
|
Pub Dt:
|
09/18/2003
| | | | |
Title:
|
STORING DATA IN NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10141545
|
Filing Dt:
|
05/07/2002
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
Title:
|
DUAL TRENCH ISOLATION USING SINGLE CRITICAL LITHOGRAPHIC PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10183234
|
Filing Dt:
|
06/26/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
METHOD AND SYSTEM TO RETRIEVE INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2003
|
Application #:
|
10187219
|
Filing Dt:
|
06/28/2002
|
Title:
|
HIGH PRECISION CHARGE PUMP REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
10295436
|
Filing Dt:
|
11/15/2002
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
AUTOMATIC POWER SAVINGS STAND-BY CONTROL FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10324445
|
Filing Dt:
|
12/19/2002
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
Title:
|
MITIGATING ACCESS PENALTY OF A SEMICONDUCTOR NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10335824
|
Filing Dt:
|
12/31/2002
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
PROVIDING PROTECTION AGAINST TRANSISTOR JUNCTION BREAKDOWNS FROM SUPPLY VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10672823
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
HIGH PRECISION CHARGE PUMP REGULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2007
|
Application #:
|
10681070
|
Filing Dt:
|
10/08/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
DYNAMIC PREFETCH IN CONTINUOUS BURST READ OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10738739
|
Filing Dt:
|
12/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
STORING DATA IN-NON-VOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10791188
|
Filing Dt:
|
03/01/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
MEMORY DEFECT DETECTION AND SELF-REPAIR TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
10966183
|
Filing Dt:
|
10/15/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
NON-VOLATILE CONFIGURATION DATA STORAGE FOR A CONFIGURABLE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2008
|
Application #:
|
11009563
|
Filing Dt:
|
12/10/2004
|
Publication #:
|
|
Pub Dt:
|
06/15/2006
| | | | |
Title:
|
UTILIZING PAGING TO SUPPORT DYNAMIC CODE UPDATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2007
|
Application #:
|
11018130
|
Filing Dt:
|
12/21/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
STEP VOLTAGE GENERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11063020
|
Filing Dt:
|
02/22/2005
|
Publication #:
|
|
Pub Dt:
|
08/24/2006
| | | | |
Title:
|
CONTROL GATE PROFILE FOR FLASH TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2009
|
Application #:
|
11069175
|
Filing Dt:
|
03/01/2005
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
Title:
|
DUAL MODE NEGATIVE VOLTAGE SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11133648
|
Filing Dt:
|
05/20/2005
|
Publication #:
|
|
Pub Dt:
|
11/30/2006
| | | | |
Title:
|
CASCODE PROTECTED NEGATIVE VOLTAGE SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11171895
|
Filing Dt:
|
06/30/2005
|
Publication #:
|
|
Pub Dt:
|
01/04/2007
| | | | |
Title:
|
MEMORY ARRAY WITH PSEUDO SINGLE BIT MEMORY CELL AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11229128
|
Filing Dt:
|
09/15/2005
|
Publication #:
|
|
Pub Dt:
|
03/15/2007
| | | | |
Title:
|
DISTRIBUTED AND PACKED METADATA STRUCTURE FOR DISK CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
11237306
|
Filing Dt:
|
09/27/2005
|
Publication #:
|
|
Pub Dt:
|
03/29/2007
| | | | |
Title:
|
SECURE BOOTING FROM A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2009
|
Application #:
|
11240812
|
Filing Dt:
|
09/30/2005
|
Publication #:
|
|
Pub Dt:
|
04/05/2007
| | | | |
Title:
|
STEP VOLTAGE GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2008
|
Application #:
|
11298044
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SCHEME FOR SECURING A MEMORY SUBSYSTEM OR STACK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2012
|
Application #:
|
11298045
|
Filing Dt:
|
12/08/2005
|
Publication #:
|
|
Pub Dt:
|
06/14/2007
| | | | |
Title:
|
SCHEME FOR SECURING LOCALLY GENERATED DATA WITH AUTHENTICATED WRITE OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11318106
|
Filing Dt:
|
12/23/2005
|
Publication #:
|
|
Pub Dt:
|
06/28/2007
| | | | |
Title:
|
AN APPARATUS AND METHOD FOR TESTING REMOVABLE FLASH MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/12/2013
|
Application #:
|
11322680
|
Filing Dt:
|
12/30/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
CONFIGURING LEVELS OF PROGRAM/ERASE PROTECTION IN FLASH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
11323551
|
Filing Dt:
|
12/31/2005
|
Publication #:
|
|
Pub Dt:
|
07/05/2007
| | | | |
Title:
|
SYSTEMS AND TECHNIQUES FOR NON-VOLATILE MEMORY BUFFERING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2010
|
Application #:
|
11394605
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
ENCODING, CLOCK RECOVERY, AND DATA BIT SAMPLING SYSTEM, APPARATUS, AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
11394923
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/11/2007
| | | | |
Title:
|
TECHNIQUES TO TRUNCATE DATA FILES IN NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2008
|
Application #:
|
11395124
|
Filing Dt:
|
03/31/2006
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR REVERTING FAT CLUSTER NUMBER TO FILE ID AND OFFSET OF NON-FAT FLASH FILE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11429025
|
Filing Dt:
|
05/04/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
METHODS AND APPARATUS FOR PROVIDING A READ ACCESS CONTROL SYSTEM ASSOCIATED WITH A FLASH DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11441576
|
Filing Dt:
|
05/26/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
UPDATING A MEMORY BLOCK WITHOUT STATUS LOGGING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2010
|
Application #:
|
11480308
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
ACCELERATING INTEGRITY CHECKS OF CODE AND DATA STORED IN NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11540718
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
04/03/2008
| | | | |
Title:
|
HEADER BLOCKS FOR FLASH MEMORY WRITES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2010
|
Application #:
|
11583418
|
Filing Dt:
|
10/17/2006
|
Publication #:
|
|
Pub Dt:
|
04/17/2008
| | | | |
Title:
|
PERFORMANCE OR POWER-OPTIMIZED CODE/DATA STORAGE FOR NONVOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11601124
|
Filing Dt:
|
11/17/2006
|
Publication #:
|
|
Pub Dt:
|
05/22/2008
| | | | |
Title:
|
DETECTION AND CORRECTION OF DEFECTS IN SEMICONDUCTOR MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2011
|
Application #:
|
11607655
|
Filing Dt:
|
11/30/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
DDR FLASH IMPLEMENTATION WITH DIRECT REGISTER ACCESS TO LEGACY FLASH FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
11607656
|
Filing Dt:
|
11/30/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
DDR FLASH IMPLEMENTATION WITH HYBRID ROW BUFFERS AND DIRECT ACCESS INTERFACE TO LEGACY FLASH FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
11614820
|
Filing Dt:
|
12/21/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED ERASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
11615321
|
Filing Dt:
|
12/22/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
GATE STRUCTURES FOR FLASH MEMORY AND METHODS OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11617484
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
APPARATUS, SYSTEM, AND METHOD FOR MULTIPLE-SEGMENT FLOATING GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2009
|
Application #:
|
11617502
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
METHODS, APPARATUS, AND SYSTEMS FOR FLASH MEMORY BIT LINE CHARGING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11617516
|
Filing Dt:
|
12/28/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR IMPROVED ERASE OPERATION IN FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2009
|
Application #:
|
11618637
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
SELECTIVE BIT LINE PRECHARGING IN NON VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2010
|
Application #:
|
11618658
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
METHOD, APPARATUS, AND SYSTEM FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11618661
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
APPARATUS, METHOD, AND SYSTEM FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11618666
|
Filing Dt:
|
12/29/2006
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
DIELECTRIC BARRIER FOR NANOCRYSTALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/2011
|
Application #:
|
11633952
|
Filing Dt:
|
12/04/2006
|
Publication #:
|
|
Pub Dt:
|
06/05/2008
| | | | |
Title:
|
LOW-COST PSEUDO-RANDOM NONCE VALUE GENERATION SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11639092
|
Filing Dt:
|
12/14/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
MULTI-LEVEL MEMORY CELL SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2011
|
Application #:
|
11642906
|
Filing Dt:
|
12/19/2006
|
Publication #:
|
|
Pub Dt:
|
06/19/2008
| | | | |
Title:
|
METHOD, SYSTEM, AND APPARATUS FOR ECC PROTECTION OF SMALL DATA STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11644464
|
Filing Dt:
|
12/21/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
COMMAND-BASED CONTROL OF NAND FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11644622
|
Filing Dt:
|
12/22/2006
|
Publication #:
|
|
Pub Dt:
|
06/26/2008
| | | | |
Title:
|
ERASE CYCLE COUNTING IN NON-VOLATILE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2009
|
Application #:
|
11689968
|
Filing Dt:
|
03/22/2007
|
Publication #:
|
|
Pub Dt:
|
09/25/2008
| | | | |
Title:
|
USE OF A SHUTDOWN OBJECT TO IMPROVE INITIALIZATION PERFORMANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2010
|
Application #:
|
11692325
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
PROCESS, VOLTAGE, AND TEMPERATURE COMPENSATED CLOCK GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
11693925
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
SELF-ALIGNED CHARGE-TRAPPING LAYERS FOR NON-VOLATILE DATA STORAGE, PROCESSES OF FORMING SAME, AND DEVICES CONTAINING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
11731162
|
Filing Dt:
|
03/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/02/2008
| | | | |
Title:
|
HETERO-BIMOS INJECTION PROCESS FOR NON-VOLATILE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
11746310
|
Filing Dt:
|
05/09/2007
|
Publication #:
|
|
Pub Dt:
|
11/13/2008
| | | | |
Title:
|
AUTHENTICATED NONVOLATILE MEMORY SIGNING OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
11766248
|
Filing Dt:
|
06/21/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
MULTI-LEVEL CELL SERIAL-PARALLEL SENSE SCHEME FOR NON-VOLATILE FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/2009
|
Application #:
|
11767257
|
Filing Dt:
|
06/22/2007
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
PROGRAM-VERIFY SENSING FOR A MULTI-LEVEL CELL (MLC) FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
11770640
|
Filing Dt:
|
06/28/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR FLASH MEMORY RECLAIM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
11771506
|
Filing Dt:
|
06/29/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
METHOD AND CIRCUIT FOR PERFORMING READ OPERATION IN A NAND FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11772115
|
Filing Dt:
|
06/30/2007
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
SEGMENTED BIT LINE FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11796836
|
Filing Dt:
|
04/30/2007
|
Publication #:
|
|
Pub Dt:
|
10/30/2008
| | | | |
Title:
|
ARRANGEMENTS FOR OPERATING A MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2013
|
Application #:
|
11799989
|
Filing Dt:
|
05/03/2007
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
CONTINUOUS ISOCHRONOUS READ ACCESS AND MEASUREMENT OF DATA STORED IN NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2009
|
Application #:
|
11803362
|
Filing Dt:
|
05/14/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
VOLTAGE REFERENCE GENERATOR USING BIG FLASH CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2009
|
Application #:
|
11810550
|
Filing Dt:
|
06/06/2007
|
Publication #:
|
|
Pub Dt:
|
12/11/2008
| | | | |
Title:
|
METHODS AND APPARATUSES FOR REFRESHING NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11832972
|
Filing Dt:
|
08/02/2007
|
Publication #:
|
|
Pub Dt:
|
02/05/2009
| | | | |
Title:
|
INSITU FORMATION OF INVERSE FLOATING GATE POLY STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2009
|
Application #:
|
11834947
|
Filing Dt:
|
08/07/2007
|
Publication #:
|
|
Pub Dt:
|
11/22/2007
| | | | |
Title:
|
MEMORY ARRAY WITH PSEUDO SINGLE BIT MEMORY CELL AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2009
|
Application #:
|
11860949
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
DEVICE, SYSTEM, AND METHOD OF BIT LINE SELECTION OF A FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2010
|
Application #:
|
11861240
|
Filing Dt:
|
09/25/2007
|
Publication #:
|
|
Pub Dt:
|
03/26/2009
| | | | |
Title:
|
DATA STORAGE AND PROCESSING ALGORITHM FOR PLACEMENT OF MULTI - LEVEL FLASH CELL (MLC) VT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
11862802
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
STACK POSITION LOCATION IDENTIFICATION FOR MEMORY STACKED PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2010
|
Application #:
|
11862905
|
Filing Dt:
|
09/27/2007
|
Publication #:
|
|
Pub Dt:
|
04/02/2009
| | | | |
Title:
|
CIRCUIT AND METHOD FOR PRE-CHARGING FROM BOTH ENDS OF AN ARRAY IN A READ OPERATION IN NAND FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
11935706
|
Filing Dt:
|
11/06/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
DIVIDED BITLINE FLASH MEMORY ARRAY WITH LOCAL SENSE AND SIGNAL TRANSMISSION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
11939675
|
Filing Dt:
|
11/14/2007
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
Title:
|
VERTICAL MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2009
|
Application #:
|
11939686
|
Filing Dt:
|
11/14/2007
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
Title:
|
VERTICAL MEMORY DEVICE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11983079
|
Filing Dt:
|
11/07/2007
|
Publication #:
|
|
Pub Dt:
|
05/07/2009
| | | | |
Title:
|
CHARGE PUMP WARM-UP CURRENT REDUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2010
|
Application #:
|
12002020
|
Filing Dt:
|
12/14/2007
|
Publication #:
|
|
Pub Dt:
|
06/18/2009
| | | | |
Title:
|
SYSTEMS AND METHODS FOR DISCRETE CHANNEL DECODING OF LDPC CODES FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2010
|
Application #:
|
12005994
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
08/28/2008
| | | | |
Title:
|
SYSTEMS AND METHODS TO REDUCE INTERFERENCE BETWEEN MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
12006017
|
Filing Dt:
|
12/28/2007
|
Publication #:
|
|
Pub Dt:
|
07/02/2009
| | | | |
Title:
|
METHODS AND ARRANGEMENTS TO REMAP NON-VOLATILE STORAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2010
|
Application #:
|
12052271
|
Filing Dt:
|
03/20/2008
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
VCC CONTROL INSIDE DATA REGISTER OF MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12151265
|
Filing Dt:
|
05/05/2008
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHODS AND APPARATUSES FOR PROGRAMMING FLASH MEMORY USING MODULATED PULSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2010
|
Application #:
|
12165176
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
SEED LAYER FOR REDUCED RESISTANCE TUNGSTEN FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2011
|
Application #:
|
12165272
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
11/19/2009
| | | | |
Title:
|
FLOATING GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
12165287
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
PROGRAM ACCELERATION OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2010
|
Application #:
|
12165342
|
Filing Dt:
|
06/30/2008
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
VOLTAGE REFERENCE GENERATOR FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12183972
|
Filing Dt:
|
07/31/2008
|
Publication #:
|
|
Pub Dt:
|
02/04/2010
| | | | |
Title:
|
CURRENT SENSING SCHEME FOR NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12190353
|
Filing Dt:
|
08/12/2008
|
Publication #:
|
|
Pub Dt:
|
12/04/2008
| | | | |
Title:
|
METHOD, APPARATUS AND SYSTEM FOR REVERTING FAT CLUSTER NUMBER TO FILE ID AND OFFSET OF NON-FAT FLASH FILE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2010
|
Application #:
|
12262410
|
Filing Dt:
|
10/31/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
BOOSTING SEED VOLTAGE FOR A MEMORY DEVICE
|
|