Total properties:
342
Page
3
of
4
Pages:
1 2 3 4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
15850965
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
VOLTAGE REFERENCE COMPUTATIONS FOR MEMORY DECISION FEEDBACK EQUALIZERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
15851081
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
DUAL RESISTIVE-MATERIAL REGIONS FOR PHASE CHANGE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
15851112
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
Array Of Cross Point Memory Cells And Methods Of Forming An Array Of Cross Point Memory Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
15851126
|
Filing Dt:
|
12/21/2017
|
|
Title:
|
APPARATUSES AND METHODS FOR PROVIDING FREQUENCY DIVIDED CLOCKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15851129
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR IMPROVING FUSE SYSTEMS IN MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
15851178
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
METHODS OF PROCESSING SEMICONDUCTOR DEVICE STRUCTURES AND RELATED SYSTEMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15851304
|
Filing Dt:
|
12/21/2017
|
|
Title:
|
METHODS FOR PROCESSING SEMICONDUCTOR DICE AND FABRICATING ASSEMBLIES INCORPORATING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
15851325
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
PROVIDING AUTONOMOUS VEHICLE MAINTENANCE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15851422
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2018
| | | | |
|
Title:
|
DOUBLE PATTERNING METHOD TO FORM SUB-LITHOGRAPHIC PILLARS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2018
|
Application #:
|
15851532
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
04/26/2018
| | | | |
|
Title:
|
Elevationally-Extending Strings Of Memory Cells Individually Comprising A Programmable Charge Storage Transistor And Methods Of Processing Silicon Nitride-Comprising Materials
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2020
|
Application #:
|
15851730
|
Filing Dt:
|
12/21/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
Programmatically Identifying a Personality of an Autonomous Vehicle
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2018
|
Application #:
|
15852275
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
Arrays Of Memory Cells And Methods Of Forming An Array Of Memory Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2018
|
Application #:
|
15852339
|
Filing Dt:
|
12/22/2017
|
|
Title:
|
SEMICONDUCTOR DEVICES HAVING ELECTRICALLY AND OPTICALLY CONDUCTIVE VIAS, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2021
|
Application #:
|
15852870
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2018
| | | | |
|
Title:
|
Memory Cells, Arrays Of Two Transistor-One Capacitor Memory Cells, Methods Of Forming An Array Of Two Transistor-One Capacitor Memory Cells, And Methods Used In Fabricating Integrated Circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
15852955
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
Conductive Structures and Assemblies Having Vertically-Stacked Memory Cells Over Conductive Structures
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
15852989
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
Assemblies Having Vertically-Extending Structures
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2020
|
Application #:
|
15853328
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
AUTO-REFERENCED MEMORY CELL READ TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15853364
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
AUTO-REFERENCED MEMORY CELL READ TECHNIQUES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2019
|
Application #:
|
15853423
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2018
| | | | |
|
Title:
|
SYSTEMS, METHODS AND DEVICES FOR PROGRAMMING A MULTILEVEL RESISTIVE MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2020
|
Application #:
|
15853498
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
PHYSICAL UNCLONABLE FUNCTION USING MESSAGE AUTHENTICATION CODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15853512
|
Filing Dt:
|
12/22/2017
|
|
Title:
|
INTERCONNECT STRUCTURES FOR PREVENTING SOLDER BRIDGING, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
15853514
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR DUTY CYCLE ERROR CORRECTION OF CLOCK SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2019
|
Application #:
|
15853553
|
Filing Dt:
|
12/22/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
ADJUSTABLE DELAY CIRCUIT FOR OPTIMIZING TIMING MARGIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
15853803
|
Filing Dt:
|
12/24/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
MATERIAL IMPLICATION OPERATIONS IN MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
15854334
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
MEMORY CELLS AND SEMICONDUCTOR DEVICES INCLUDING FERROELECTRIC MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2019
|
Application #:
|
15854529
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
HALF DENSITY FERROELECTRIC MEMORY AND OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
15854534
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
Memory Arrays and Methods of Forming Memory Arrays
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15854598
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2018
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR VIA CONNECTION WITH REDUCED VIA CURRENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
15854600
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
02/07/2019
| | | | |
|
Title:
|
MULTI-LEVEL SIGNALING IN MEMORY WITH WIDE SYSTEM INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
15854622
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR CONCURRENTLY ACCESSING MULTIPLE MEMORY PLANES OF A MEMORY DURING A MEMORY ACCESS OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2020
|
Application #:
|
15854656
|
Filing Dt:
|
12/26/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
THREE-DIMENSIONAL MEMORY APPARATUSES AND METHODS OF USE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15854916
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
METHODS OF PROGRAMMING MEMORIES HAVING A SHARED RESISTANCE VARIABLE MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/05/2018
|
Application #:
|
15854934
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
SYSTEMS HAVING A RESISTIVE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2021
|
Application #:
|
15855089
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
MEMORY CELLS AND MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15855152
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
TECHNIQUES FOR SENSING LOGIC VALUES STORED IN MEMORY CELLS USING SENSE AMPLIFIERS THAT ARE SELECTIVELY ISOLATED FROM DIGIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2021
|
Application #:
|
15855175
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
Determination of Reliability of Vehicle Control Commands via Memory Test
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15855326
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2018
| | | | |
|
Title:
|
GROUND REFERENCE SCHEME FOR A MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
15855451
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
Determination of Reliability of Vehicle Control Commands via Redundancy
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2019
|
Application #:
|
15855485
|
Filing Dt:
|
12/27/2017
|
|
Title:
|
MEMORY DEVICE WRITE CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15855514
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR PERFORMING ROW HAMMER REFRESH OPERATIONS IN REDUNDANT MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
15855622
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
TEMPORARY CARRIER DEBOND INITIATION, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
15855643
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
PARALLEL ACCESS TECHNIQUES WITHIN MEMORY SECTIONS THROUGH SECTION INDEPENDENCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
15855649
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
DATA TRANSFER TECHNIQUES FOR MULTIPLE DEVICES ON A SHARED BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2018
|
Application #:
|
15855657
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
CONDUCTIVE HARD MASK FOR MEMORY DEVICE FORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
15855665
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
Methods Used In Forming At Least A Portion Of At Least One Conductive Capacitor Electrode Of A Capacitor That Comprises A Pair Of Conductive Capacitor Electrodes Having A Capacitor Insulator There-Between And Methods Of Forming A Capacitor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2020
|
Application #:
|
15855666
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2018
| | | | |
|
Title:
|
THERMAL INSULATION FOR THREE-DIMENSIONAL MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
15855669
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/19/2018
| | | | |
|
Title:
|
THERMAL INSULATION FOR THREE-DIMENSIONAL MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2019
|
Application #:
|
15855671
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR SENSING A PHASE-CHANGE TEST CELL AND DETERMINING CHANGES TO THE TEST CELL RESISTANCE DUE TO THERMAL EXPOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2021
|
Application #:
|
15855712
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR SENSING A PHASE-CHANGE TEST CELL AND DETERMINING CHANGES TO THE TEST CELL RESISTANCE DUE TO THERMAL EXPOSURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2021
|
Application #:
|
15855734
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/27/2019
| | | | |
|
Title:
|
Determination of Reliability of Vehicle Control Commands using a Voting Mechanism
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2019
|
Application #:
|
15855849
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR POWER EFFICIENT DRIVER CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
15855958
|
Filing Dt:
|
12/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
THREE-DIMENSIONAL MEMORY APPARATUS AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2019
|
Application #:
|
15856132
|
Filing Dt:
|
12/28/2017
|
|
Title:
|
CHARGE LOSS FAILURE MITIGATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15856244
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
APPARATUS AND METHOD FOR INSTANT-ON QUADRA-PHASE SIGNAL GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2020
|
Application #:
|
15856373
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
COMPONENTS AND SYSTEMS FOR CLEANING A TOOL FOR FORMING A SEMICONDUCTOR DEVICE, AND RELATED METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
15856522
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
Security of User Data Stored in Shared Vehicles
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15856826
|
Filing Dt:
|
12/28/2017
|
|
Title:
|
POWER REDUCTION TECHNIQUE DURING READ/WRITE BURSTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
15856910
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
MEMORY CONTROLLER IMPLEMENTED ERROR CORRECTION CODE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2020
|
Application #:
|
15857054
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
TECHNIQUES TO UPDATE A TRIM PARAMETER IN NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
15857091
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
TECHNIQUES FOR PRECHARGING A MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
15857125
|
Filing Dt:
|
12/28/2017
|
|
Title:
|
DRIFT MITIGATION WITH EMBEDDED REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15857144
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
APPARATUSES FOR REDUCING OFF STATE LEAKAGE CURRENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15857157
|
Filing Dt:
|
12/28/2017
|
|
Title:
|
JITTER CANCELLATION WITH AUTOMATIC PERFORMANCE ADJUSTMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2019
|
Application #:
|
15857188
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
POLARITY-CONDITIONED MEMORY CELL WRITE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
15857197
|
Filing Dt:
|
12/28/2017
|
|
Title:
|
METHODS OF FORMING SEMICONDUCTOR STRUCTURES HAVING STAIR STEP STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
15857327
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR SENSE LINE ARCHITECTURES FOR SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2018
|
Application #:
|
15857370
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
RESISTIVE RANDOM ACCESS MEMORY HAVING MULTI-CELL MEMORY BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
15857402
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
METHODS OF STORING AND RETRIEVING INFORMATION FOR RRAM WITH MULTI-CELL MEMORY BITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2022
|
Application #:
|
15857422
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2018
| | | | |
|
Title:
|
Semiconductor Constructions
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/2019
|
Application #:
|
15857435
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR PROVIDING DATA TO A CONFIGURABLE STORAGE AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2018
|
Application #:
|
15857448
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
Memory Arrays and Methods of Forming Memory Cells
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15857597
|
Filing Dt:
|
12/28/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
METHODS AND APPARATUSES FOR COMMAND SHIFTER REDUCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
15857704
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
TEMPERATURE-BASED MEMORY OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
15857838
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND ERROR CORRECTION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
15857873
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
SEMICONDUCTOR STRUCTURES INCLUDING MULTI-PORTION LINERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
15857920
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2018
| | | | |
|
Title:
|
METHODS OF FORMING SEMICONDUCTOR DEVICES COMPRISING SILICON NITRIDE ON HIGH ASPECT RATIO FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
15857974
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
Methods of Forming Integrated Assemblies
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2021
|
Application #:
|
15858021
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
METHODS OF FORMING HIGH ASPECT RATIO OPENINGS AND METHODS OF FORMING HIGH ASPECT RATIO FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2018
|
Application #:
|
15858072
|
Filing Dt:
|
12/29/2017
|
|
Title:
|
METHODS OF FORMING STAIRCASE STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2019
|
Application #:
|
15858128
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES INCLUDING CONTROL LOGIC STRUCTURES, ELECTRONIC SYSTEMS, AND RELATED METHODS
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15858143
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
Distributed Architecture for Enhancing Artificial Neural Network
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15858188
|
Filing Dt:
|
12/29/2017
|
|
Title:
|
SEMICONDUCTOR DEVICES, AND RELATED CONTROL LOGIC ASSEMBLIES, CONTROL LOGIC DEVICES, ELECTRONIC SYSTEMS, AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
15858201
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2018
| | | | |
|
Title:
|
Memory Cells, Memory Systems, and Memory Programming Methods
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
15858229
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES INCLUDING CONTROL LOGIC LEVELS, AND RELATED MEMORY DEVICES, CONTROL LOGIC ASSEMBLIES, ELECTRONIC SYSTEMS, AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2020
|
Application #:
|
15858263
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
Construction Of Integrated Circuitry And A DRAM Construction
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
15858383
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
MANAGING PARTIAL SUPERBLOCKS IN A NAND DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
15858501
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
PILLAR-LAST METHODS FOR FORMING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2022
|
Application #:
|
15858505
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
Self-Learning in Distributed Architecture for Enhancing Artificial Neural Network
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/2020
|
Application #:
|
15858509
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
MULTI-GATE STRING DRIVERS HAVING SHARED PILLAR STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
15858641
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/04/2019
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING MULTIPLE STACKS OF DIFFERENT SEMICONDUCTOR DIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15858728
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
CLAMP ELEMENTS FOR PHASE CHANGE MEMORY ARRAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15858747
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2018
| | | | |
|
Title:
|
CELL-BASED REFERENCE VOLTAGE GENERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2018
|
Application #:
|
15858780
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/03/2018
| | | | |
|
Title:
|
METHODS, APPARATUSES, AND CIRCUITS FOR PROGRAMMING A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
15858794
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2018
| | | | |
|
Title:
|
METHOD, SYSTEM, AND DEVICE FOR L-SHAPED MEMORY COMPONENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2019
|
Application #:
|
15858801
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/05/2018
| | | | |
|
Title:
|
ACCESSING MEMORY CELLS IN PARALLEL IN A CROSS-POINT ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
15858811
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
CROSS-POINT MEMORY AND METHODS FOR FABRICATION OF SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15858824
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
06/07/2018
| | | | |
|
Title:
|
DYNAMIC ADJUSTMENT OF MEMORY CELL DIGIT LINE CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
15858831
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2018
| | | | |
|
Title:
|
WRITING TO CROSS-POINT NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2019
|
Application #:
|
15858837
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/10/2018
| | | | |
|
Title:
|
MULTI-LEVEL STORAGE IN FERROELECTRIC MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
15859029
|
Filing Dt:
|
12/29/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/31/2018
| | | | |
|
Title:
|
APPARATUSES FOR MODULATING THRESHOLD VOLTAGES OF MEMORY CELLS
|
|
