Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015346/0833 | |
| Pages: | 6 |
| | Recorded: | 11/05/2004 | | |
| Attorney Dkt #: | 15436.435.6 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2010
|
Application #:
|
10486661
|
Filing Dt:
|
04/22/2005
|
|
Publication #:
|
|
Pub Dt:
|
05/11/2006
| | | | |
|
Title:
|
METHODS OF CONDUCTING WAFER LEVEL BURN-IN OF ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
10486665
|
Filing Dt:
|
04/28/2005
|
|
Publication #:
|
|
Pub Dt:
|
02/08/2007
| | | | |
|
Title:
|
PROVIDING CURRENT CONTROL OVER WAFER BORNE SEMICONDUCTOR DEVICES USING OVERLAYER PATTERNS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2010
|
Application #:
|
10486666
|
Filing Dt:
|
02/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
|
Title:
|
PROVIDING PHOTONIC CONTROL OVER WAFER BORNE SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10486672
|
Filing Dt:
|
02/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
SYSTEMS FOR WAFER LEVEL BURN-IN OF ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
10486780
|
Filing Dt:
|
02/20/2007
|
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
|
Title:
|
PROVIDING CURRENT CONTROL OVER WAFER BORNE SEMICONDUCTOR DEVICES USING TRENCHES
|
|
|
Assignee
|
|
|
|
|
| 1308 MOFFETT PARK DRIVE |
| SUNNYVALE, CALIFORNIA 94089 |
|
|
Correspondence name and address
|
| |
WORKMAN NYDEGGER
|
| |
FRASER D. ROY
|
| |
1000 EAGLE GATE TOWER
|
| |
60 EAST SOUTH TEMPLE
|
| |
SALT LAKE CITY, UT 84111
|
Search Results as of:
09/22/2024 11:16 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
