Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015270/0836 | |
| Pages: | 5 |
| | Recorded: | 10/20/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
5
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10617511
|
Filing Dt:
|
07/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
|
Title:
|
DRAM WITH VERTICAL TRANSISTOR AND TRENCH CAPACITOR MEMORY CELLS AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10709472
|
Filing Dt:
|
05/07/2004
|
|
Title:
|
METHOD FOR FABRICATING A TRENCH HAVING A BURIED DIELECTRIC COLLAR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10748995
|
Filing Dt:
|
12/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
|
Title:
|
TRANSISTOR WITH SILICON AND CARBON LAYER IN THE CHANNEL REGION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10819633
|
Filing Dt:
|
04/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
PLUGGABLE TRANSCEIVER WITH COVER RESILIENT MEMBER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10820292
|
Filing Dt:
|
04/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
MULTICHIP PACKAGE WITH CLOCK FREQUENCY ADJUSTMENT
|
|
|
Assignee
|
|
|
|
|
| ST.-MARTIN-STR. 53 |
| MUNICH, GERMANY 81669 |
|
|
Correspondence name and address
|
| |
HEATHER ROWLAND
|
| |
3000 CENTREGREEN WAY
|
| |
CARY, NC 27513
|
Search Results as of:
06/18/2024 03:29 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
