USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	038555/0838			Pages:	4
		Recorded:	05/12/2016
Attorney Dkt #:	SHAW2003
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 14

Patent #:	8487642	Issue Dt:	07/16/2013	Application #:	12926507	Filing Dt:	11/23/2010
Publication #:	US20120025860	Pub Dt:	02/02/2012
Title:	BURN-IN SOCKET AND TESTING FIXTURE USING THE SAME

Patent #:	8464136	Issue Dt:	06/11/2013	Application #:	12929241	Filing Dt:	01/11/2011
Publication #:	US20110307764	Pub Dt:	12/15/2011
Title:	Data transfer protection apparatus for flash memory controller

Patent #:	8288863	Issue Dt:	10/16/2012	Application #:	12929544	Filing Dt:	02/01/2011
Publication #:	US20120104581	Pub Dt:	05/03/2012
Title:	SEMICONDUCTOR PACKAGE DEVICE WITH A HEAT DISSIPATION STRUCTURE AND THE PACKAGING METHOD THEREOF

Patent #:	8488731	Issue Dt:	07/16/2013	Application #:	12929548	Filing Dt:	02/01/2011
Publication #:	US20120020444	Pub Dt:	01/26/2012
Title:	Slicing level and sampling phase adaptation circuitry for data recovery systems

Patent #:	8247909	Issue Dt:	08/21/2012	Application #:	12929549	Filing Dt:	02/01/2011
Publication #:	US20120146218	Pub Dt:	06/14/2012
Title:	SEMICONDUCTOR PACKAGE DEVICE WITH CAVITY STRUCTURE AND THE PACKAGING METHOD THEREOF

Patent #:	8487645	Issue Dt:	07/16/2013	Application #:	12929881	Filing Dt:	02/23/2011
Publication #:	US20120012841	Pub Dt:	01/19/2012
Title:	THROUGH-SILICON VIA TESTING STRUCTURE

Patent #:	8457266	Issue Dt:	06/04/2013	Application #:	12929882	Filing Dt:	02/23/2011
Publication #:	US20120020436	Pub Dt:	01/26/2012
Title:	METHOD AND DEVICE FOR MULTI-CHANNEL DATA ALIGNMENT IN TRANSMISSION SYSTEM

Patent #:	8744832	Issue Dt:	06/03/2014	Application #:	12973956	Filing Dt:	12/21/2010
Publication #:	US20120110525	Pub Dt:	05/03/2012
Title:	HYBRID ELECTRONIC DESIGN SYSTEM AND RECONFIGURABLE CONNECTION MATRIX THEREOF

Patent #:	8310302	Issue Dt:	11/13/2012	Application #:	13064160	Filing Dt:	03/09/2011
Publication #:	US20120049948	Pub Dt:	03/01/2012
Title:	ABUTMENT STRUCTURE OF SEMICONDUCTOR CELL

Patent #:	8518722	Issue Dt:	08/27/2013	Application #:	13064161	Filing Dt:	03/09/2011
Publication #:	US20120052603	Pub Dt:	03/01/2012
Title:	METHOD FOR DETECTING THE UNDER-FILL VOID IN FLIP CHIP BGA

Patent #:	8547149	Issue Dt:	10/01/2013	Application #:	13064520	Filing Dt:	03/30/2011
Publication #:	US20120020203	Pub Dt:	01/26/2012
Title:	CLOCK AND DATA RECOVERY SYSTEM

Patent #:	8278145	Issue Dt:	10/02/2012	Application #:	13064646	Filing Dt:	04/06/2011
Publication #:	US20120021564	Pub Dt:	01/26/2012
Title:	METHOD FOR PACKAGING SEMICONDUCTOR DEVICE

Patent #:	8461866	Issue Dt:	06/11/2013	Application #:	13064841	Filing Dt:	04/20/2011
Publication #:	US20120025867	Pub Dt:	02/02/2012
Title:	Device for storing pulse latch with logic circuit

Patent #:	9299683	Issue Dt:	03/29/2016	Application #:	13675540	Filing Dt:	11/13/2012
Publication #:	US20130134484	Pub Dt:	05/30/2013
Title:	ABUTMENT STRUCTURE OF SEMICONDUCTOR CELL

Assignor

Exec Dt:

05/06/2016

Assignees

NO. 10, LI-HSIN 6TH RD.

HSINCHU SCIENCE PARK

HSINCHU CITY, TAIWAN 300

NO. 8, LI-HSIN 6TH RD.

HSINCHU SCIENCE PARK

HSINCHU CITY, TAIWAN 300

Correspondence name and address
	BACON & THOMAS, PLLC
	625 SLATERS LANE
	4TH FLOOR
	ALEXANDRIA, VA 22314-1176

Search Results as of: 05/30/2024 01:27 AM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6