Total properties:
727
Page
3
of
8
Pages:
1 2 3 4 5 6 7 8
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
12173280
|
Filing Dt:
|
07/15/2008
|
Title:
|
SILICON ON INSULATOR DEVICES HAVING BODY-TIED-TO-SOURCE AND METHODS OF MAKING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12173346
|
Filing Dt:
|
07/15/2008
|
Publication #:
|
|
Pub Dt:
|
11/06/2008
| | | | |
Title:
|
CONDUCTIVE BONDING MATERIAL FILL TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2011
|
Application #:
|
12176536
|
Filing Dt:
|
07/21/2008
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
DESIGN STRUCTURE FOR FRACTIONAL-N PHASED-LOCK-LOOP (PLL) SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12177533
|
Filing Dt:
|
07/22/2008
|
Publication #:
|
|
Pub Dt:
|
01/28/2010
| | | | |
Title:
|
FULLY SELF-ALIGNED PORE-TYPE MEMORY CELL HAVING DIODE ACCESS DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
12178921
|
Filing Dt:
|
07/24/2008
|
Publication #:
|
|
Pub Dt:
|
03/19/2009
| | | | |
Title:
|
PROGRAMMABLE VIA STRUCTURE FOR THREE DIMENSIONAL INTEGRATION TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2011
|
Application #:
|
12190123
|
Filing Dt:
|
08/12/2008
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
METAL-GATE HIGH-K REFERENCE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2012
|
Application #:
|
12194065
|
Filing Dt:
|
08/19/2008
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
3D INTEGRATED CIRCUIT DEVICE FABRICATION WITH PRECISELY CONTROLLABLE SUBSTRATE REMOVAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12195524
|
Filing Dt:
|
08/21/2008
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
METHOD OF PLACING A SEMICONDUCTING NANOSTRUCTURE AND SEMICONDUCTOR DEVICE INCLUDING THE SEMICONDUCTING NANOSTRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12197459
|
Filing Dt:
|
08/25/2008
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
CMOS WITH CHANNEL P-FINFET AND CHANNEL N-FINFET HAVING DIFFERENT CRYSTALLINE ORIENTATIONS AND PARALLEL FINS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2012
|
Application #:
|
12199607
|
Filing Dt:
|
08/27/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
RADIATION SENSITIVE SELF-ASSEMBLED MONOLAYERS AND USES THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2012
|
Application #:
|
12200352
|
Filing Dt:
|
08/28/2008
|
Publication #:
|
|
Pub Dt:
|
12/25/2008
| | | | |
Title:
|
FORMATION OF ALPHA PARTICLE SHIELDS IN CHIP PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2013
|
Application #:
|
12204412
|
Filing Dt:
|
09/04/2008
|
Publication #:
|
|
Pub Dt:
|
01/01/2009
| | | | |
Title:
|
Ta-TaN SELECTIVE REMOVAL PROCESS FOR INTEGRATED DEVICE FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
12212247
|
Filing Dt:
|
09/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/15/2009
| | | | |
Title:
|
INTEGRATED SPECTRUM ANALYZER CIRCUITS AND METHODS FOR PROVIDING ON-CHIP DIAGNOSTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2010
|
Application #:
|
12212577
|
Filing Dt:
|
09/17/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
SYSTEM AND PROGRAM FOR TRANSMITTING INPUT/OUTPUT REQUESTS FROM A FIRST CONTROLLER TO A SECOND CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
12233245
|
Filing Dt:
|
09/18/2008
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
REFLECTIVE FILM INTERFACE TO RESTORE TRANSVERSE MAGNETIC WAVE CONTRAST IN LITHOGRAPHIC PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
12244067
|
Filing Dt:
|
10/02/2008
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
MICROCAVITY STRUCTURE AND PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12266329
|
Filing Dt:
|
11/06/2008
|
Publication #:
|
|
Pub Dt:
|
05/06/2010
| | | | |
Title:
|
A METHOD FOR MANUFACTURING AN ELECTRONIC DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2009
|
Application #:
|
12268562
|
Filing Dt:
|
11/11/2008
|
Title:
|
METHOD OF POSITIONING PATTERNS FROM BLOCK COPOLYMER SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2013
|
Application #:
|
12330012
|
Filing Dt:
|
12/08/2008
|
Publication #:
|
|
Pub Dt:
|
06/10/2010
| | | | |
Title:
|
MEMORY DEVICE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2011
|
Application #:
|
12334746
|
Filing Dt:
|
12/15/2008
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
FULLY AND UNIFORMLY SILICIDED GATE STRUCTURE AND METHOD FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
12335575
|
Filing Dt:
|
12/16/2008
|
Publication #:
|
|
Pub Dt:
|
04/09/2009
| | | | |
Title:
|
STABILIZATION OF VINYL ETHER MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2013
|
Application #:
|
12342430
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
METHOD FOR FORMING THIN FILM RESISTOR AND TERMINAL BOND PAD SIMULTANEOUSLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12342527
|
Filing Dt:
|
12/23/2008
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
SOI RADIO FREQUENCY SWITCH WITH ENHANCED SIGNAL FIDELITY AND ELECTRICAL ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12350469
|
Filing Dt:
|
01/08/2009
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
PROGRAMMABLE ELEMENT, AND MEMORY DEVICE OR LOGIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2011
|
Application #:
|
12353219
|
Filing Dt:
|
01/13/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
POLYSILICON PLUG BIPOLAR TRANSISTOR FOR PHASE CHANGE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2012
|
Application #:
|
12360961
|
Filing Dt:
|
01/28/2009
|
Publication #:
|
|
Pub Dt:
|
05/21/2009
| | | | |
Title:
|
STRESSED FIELD EFFECT TRANSISTOR AND METHODS FOR ITS FABRICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2011
|
Application #:
|
12363239
|
Filing Dt:
|
01/30/2009
|
Publication #:
|
|
Pub Dt:
|
05/28/2009
| | | | |
Title:
|
STRAINED SEMICONDUCTOR-ON-INSULATOR (SSOI) BY A SIMOX METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12369036
|
Filing Dt:
|
02/11/2009
|
Publication #:
|
|
Pub Dt:
|
08/13/2009
| | | | |
Title:
|
INDUCTOR AND METHOD OF OPERATING AN INDUCTOR BY COMBINING PRIMARY AND SECONDARY COILS WITH COUPLING STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
12396503
|
Filing Dt:
|
03/03/2009
|
Publication #:
|
|
Pub Dt:
|
09/09/2010
| | | | |
Title:
|
ASYMMETRIC COMPLEMENTARY DIPOLE ILLUMINATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12397574
|
Filing Dt:
|
03/04/2009
|
Publication #:
|
|
Pub Dt:
|
11/05/2009
| | | | |
Title:
|
METHOD FOR REDUCING DEFECTS OF GATE OF CMOS DEVICES DURING CLEANING PROCESSES BY MODIFYING A PARASITIC PN JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12400174
|
Filing Dt:
|
03/09/2009
|
Publication #:
|
|
Pub Dt:
|
10/01/2009
| | | | |
Title:
|
METHOD AND SYSTEM FOR AUTOMATIC GENERATION OF THROUGHPUT MODELS FOR SEMICONDUCTOR TOOLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12471656
|
Filing Dt:
|
05/26/2009
|
Publication #:
|
|
Pub Dt:
|
12/02/2010
| | | | |
Title:
|
FORMING SEMICONDUCTOR CHIP CONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12473627
|
Filing Dt:
|
05/28/2009
|
Publication #:
|
|
Pub Dt:
|
09/24/2009
| | | | |
Title:
|
HIGH PERFORMANCE TAPERED VARACTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2010
|
Application #:
|
12482583
|
Filing Dt:
|
06/11/2009
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHOD OF POSITIONING PATTERNS FROM BLOCK COPOLYMER SELF-ASSEMBLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2011
|
Application #:
|
12488795
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
REWRITABLE MEMORY DEVICE BASED ON SEGREGATION/RE-ABSORPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12488899
|
Filing Dt:
|
06/22/2009
|
Publication #:
|
|
Pub Dt:
|
12/23/2010
| | | | |
Title:
|
BIPOLAR TRANSISTOR STRUCTURE AND METHOD INCLUDING EMITTER-BASE INTERFACE IMPURITY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12490872
|
Filing Dt:
|
06/24/2009
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
CONTINUOUSLY REFERENCING SIGNALS OVER MULTIPLE LAYERS IN LAMINATE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12500022
|
Filing Dt:
|
07/09/2009
|
Publication #:
|
|
Pub Dt:
|
01/13/2011
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2011
|
Application #:
|
12536636
|
Filing Dt:
|
08/06/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
BIPOLAR TRANSISTOR AND BACK-GATED TRANSISTOR STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2010
|
Application #:
|
12539842
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
METAL HIGH-K TRANSISTOR HAVING SILICON SIDEWALL FOR REDUCED PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
12539860
|
Filing Dt:
|
08/12/2009
|
Publication #:
|
|
Pub Dt:
|
12/03/2009
| | | | |
Title:
|
A METHOD TO REDUCE PARASTIC CAPACITANCE IN A METAL HIGH DIELECTRIC CONSTANT (MHK) TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12540510
|
Filing Dt:
|
08/13/2009
|
Publication #:
|
|
Pub Dt:
|
02/17/2011
| | | | |
Title:
|
ELECTROSTATIC CHUCKING OF AN INSULATOR HANDLE SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2011
|
Application #:
|
12541495
|
Filing Dt:
|
08/14/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
METHOD FOR FABRICATING A VERTICAL FIELD EFFECT TRANSISTOR ARRAY COMPRISING A PLURALITY OF SEMICONDUCTOR PILLARS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12542269
|
Filing Dt:
|
08/17/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
CHIP CARRIER SUBSTRATE INCLUDING CAPACITOR AND METHOD FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12542935
|
Filing Dt:
|
08/18/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
INTERPOSER STRUCTURES AND METHODS OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2012
|
Application #:
|
12543003
|
Filing Dt:
|
08/18/2009
|
Publication #:
|
|
Pub Dt:
|
02/24/2011
| | | | |
Title:
|
NEAR-INFRARED ABSORBING FILM COMPOSITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2012
|
Application #:
|
12543104
|
Filing Dt:
|
08/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
THROUGH BOARD STACKING OF MULTIPLE LGA-CONNECTED COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12543306
|
Filing Dt:
|
08/18/2009
|
Publication #:
|
|
Pub Dt:
|
12/24/2009
| | | | |
Title:
|
METHOD AND APPARATUS FOR COMPUTER COMMUNICATION USING AUDIO SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2011
|
Application #:
|
12544089
|
Filing Dt:
|
08/19/2009
|
Publication #:
|
|
Pub Dt:
|
02/18/2010
| | | | |
Title:
|
FOUR-TERMINAL RECONFIGURABLE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2011
|
Application #:
|
12544964
|
Filing Dt:
|
08/20/2009
|
Publication #:
|
|
Pub Dt:
|
12/10/2009
| | | | |
Title:
|
PROGRAMMABLE VIA DEVICES WITH AIR GAP ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2011
|
Application #:
|
12547537
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
METHOD OF FORMING A SEMICONDUCTOR DEVICE USING A SACRIFICIAL UNIFORM VERTICAL THICKNESS SPACER STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12547874
|
Filing Dt:
|
08/26/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
PRECISION PEAK MATCHING IN LIQUID CHROMATOGRAPHY-MASS SPECTROSCOPY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
12549799
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
PILLAR-BASED INTERCONNECTS FOR MAGNETORESISTIVE RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
12550090
|
Filing Dt:
|
08/28/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
THERMAL GROUND PLANE FOR COOLING A COMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2015
|
Application #:
|
12551286
|
Filing Dt:
|
08/31/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
STRESSED SOURCE/DRAIN CMOS AND METHOD OF FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2011
|
Application #:
|
12551797
|
Filing Dt:
|
09/01/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
SILICON-ON-INSULATOR SUBSTRATE WITH BUILT-IN SUBSTRATE JUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2013
|
Application #:
|
12551941
|
Filing Dt:
|
09/01/2009
|
Publication #:
|
|
Pub Dt:
|
03/03/2011
| | | | |
Title:
|
EMBEDDED SILICON GERMANIUM N-TYPE FILED EFFECT TRANSISTOR FOR REDUCED FLOATING BODY EFFECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2011
|
Application #:
|
12554344
|
Filing Dt:
|
09/04/2009
|
Publication #:
|
|
Pub Dt:
|
12/31/2009
| | | | |
Title:
|
PARTIALLY DEPLETED SOI FIELD EFFECT TRANSISTOR HAVING A METALLIZED SOURCE SIDE HALO REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2012
|
Application #:
|
12556139
|
Filing Dt:
|
09/09/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
PIXEL SENSORS OF MULTIPLE PIXEL SIZE AND METHODS OF IMPLANT DOSE CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12557122
|
Filing Dt:
|
09/10/2009
|
Publication #:
|
|
Pub Dt:
|
03/10/2011
| | | | |
Title:
|
PIEZOELECTRIC BASED ENERGY SUPPLY USING INDEPENDENT PIEZOELECTRIC COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12560585
|
Filing Dt:
|
09/16/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR DIFFERENTIAL SILICIDE AND RECESSED OR RAISED SOURCE/DRAIN TO IMPROVE FIELD EFFECT TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2012
|
Application #:
|
12561638
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
03/17/2011
| | | | |
Title:
|
FABRICATION OF SEMICONDUCTORS WITH HIGH-K/METAL GATE ELECTRODES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
12561827
|
Filing Dt:
|
09/17/2009
|
Publication #:
|
|
Pub Dt:
|
01/14/2010
| | | | |
Title:
|
BEOL COMPATIBLE FET STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2012
|
Application #:
|
12563032
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
METAL GATE AND HIGH-K DIELECTRIC DEVICES WITH PFET CHANNEL SIGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
12564996
|
Filing Dt:
|
09/23/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
THICK BOND PAD FOR CHIP WITH CAVITY PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2012
|
Application #:
|
12565802
|
Filing Dt:
|
09/24/2009
|
Publication #:
|
|
Pub Dt:
|
03/24/2011
| | | | |
Title:
|
MODULARIZED THREE-DIMENSIONAL CAPACITOR ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12574126
|
Filing Dt:
|
10/06/2009
|
Publication #:
|
|
Pub Dt:
|
04/07/2011
| | | | |
Title:
|
SPLIT LEVEL SHALLOW TRENCH ISOLATION FOR AREA EFFICIENT BODY CONTACTS IN SOI MOSFETS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2013
|
Application #:
|
12575980
|
Filing Dt:
|
10/08/2009
|
Publication #:
|
|
Pub Dt:
|
04/14/2011
| | | | |
Title:
|
PAD BONDING EMPLOYING A SELF-ALIGNED PLATED LINER FOR ADHESION ENHANCEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2012
|
Application #:
|
12582139
|
Filing Dt:
|
10/20/2009
|
Publication #:
|
|
Pub Dt:
|
04/21/2011
| | | | |
Title:
|
APPLICATION OF CLUSTER BEAM IMPLANTATION FOR FABRICATING THRESHOLD VOLTAGE ADJUSTED FETS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2013
|
Application #:
|
12610630
|
Filing Dt:
|
11/02/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
SERIAL IRRADIATION OF A SUBSTRATE BY MULTIPLE RADIATION SOURCES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2014
|
Application #:
|
12612035
|
Filing Dt:
|
11/04/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
ASYMMETRIC MULTI-GATED TRANSISTOR AND METHOD FOR FORMING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2012
|
Application #:
|
12612258
|
Filing Dt:
|
11/04/2009
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
TEMPLATE-REGISTERED DIBLOCK COPOLYMER MASK FOR MRAM DEVICE FORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12615796
|
Filing Dt:
|
11/10/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
METAL CAPACITOR DESIGN FOR IMPROVED RELIABILITY AND GOOD ELECTRICAL CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2011
|
Application #:
|
12616389
|
Filing Dt:
|
11/11/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
DAMASCENE GATE HAVING PROTECTED SHORTING REGIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2012
|
Application #:
|
12616861
|
Filing Dt:
|
11/12/2009
|
Publication #:
|
|
Pub Dt:
|
05/12/2011
| | | | |
Title:
|
BI-DIRECTIONAL SELF-ALIGNED FET CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2012
|
Application #:
|
12618830
|
Filing Dt:
|
11/16/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
MIM CAPACITOR STRUCTURE IN FEOL AND RELATED METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2012
|
Application #:
|
12621000
|
Filing Dt:
|
11/18/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
PHASE CHANGE MEMORY CELL IN VIA ARRAY WITH SELF-ALIGNED, SELF-CONVERGED BOTTOM ELECTRODE AND METHOD FOR MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2012
|
Application #:
|
12621299
|
Filing Dt:
|
11/18/2009
|
Publication #:
|
|
Pub Dt:
|
05/19/2011
| | | | |
Title:
|
IMPLANT FREE EXTREMELY THIN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/2013
|
Application #:
|
12621564
|
Filing Dt:
|
11/19/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
AUTOMATED GENERATION OF OXIDE PILLAR SLOT SHAPES IN SILICON-ON-INSULATOR FORMATION TECHNOLOGY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
12624065
|
Filing Dt:
|
11/23/2009
|
Publication #:
|
|
Pub Dt:
|
03/18/2010
| | | | |
Title:
|
METHODS OF FORMING SOLDER CONNECTIONS AND STRUCTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
12627120
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
SELF ALIGNED CARBIDE SOURCE/DRAIN FET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2013
|
Application #:
|
12627343
|
Filing Dt:
|
11/30/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
SILICON-ON-INSULATOR (SOI) STRUCTURE CONFIGURED FOR REDUCED HARMONICS AND METHOD OF FORMING THE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/25/2012
|
Application #:
|
12630993
|
Filing Dt:
|
12/04/2009
|
Publication #:
|
|
Pub Dt:
|
06/09/2011
| | | | |
Title:
|
HIGH-SPEED CERAMIC MODULES WITH HYBRID REFERENCING SCHEME FOR IMPROVED PERFORMANCE AND REDUCED COST
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/2012
|
Application #:
|
12632838
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
10/21/2010
| | | | |
Title:
|
METAL FILL STRUCTURES FOR REDUCING PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
12634893
|
Filing Dt:
|
12/10/2009
|
Publication #:
|
|
Pub Dt:
|
06/02/2011
| | | | |
Title:
|
SILICON-ON-INSULATOR (SOI) STRUCTURE CONFIGURED FOR REDUCED HARMONICS, DESIGN STRUCTURE AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
12637048
|
Filing Dt:
|
12/14/2009
|
Publication #:
|
|
Pub Dt:
|
04/15/2010
| | | | |
Title:
|
WAFER WITH DESIGN PRINTED OUTSIDE ACTIVE REGION AND SPACED BY DESIGN TOLERANCE OF RETICLE BLIND
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2012
|
Application #:
|
12643454
|
Filing Dt:
|
12/21/2009
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
Title:
|
SPIN-ON FORMULATION AND METHOD FOR STRIPPING AN ION IMPLANTED PHOTORESIST
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
12644895
|
Filing Dt:
|
12/22/2009
|
Publication #:
|
|
Pub Dt:
|
08/26/2010
| | | | |
Title:
|
SEMICONDUCTOR SWITCHING DEVICE EMPLOYING A QUANTUM DOT STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
12645583
|
Filing Dt:
|
12/23/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ELECTROCHEMICAL PLANARIZATION SYSTEM COMPRISING ENHANCED ELECTROLYTE FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/2013
|
Application #:
|
12648744
|
Filing Dt:
|
12/29/2009
|
Publication #:
|
|
Pub Dt:
|
07/01/2010
| | | | |
Title:
|
ADJUSTING OF STRAIN CAUSED IN A TRANSISTOR CHANNEL BY SEMICONDUCTOR MATERIAL PROVIDED FOR THRESHOLD ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2012
|
Application #:
|
12683456
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
BULK SUBSTRATE FET INTEGRATED ON CMOS SOI
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
12683759
|
Filing Dt:
|
01/07/2010
|
Publication #:
|
|
Pub Dt:
|
07/07/2011
| | | | |
Title:
|
METHOD TO DYNAMICALLY TUNE PRECISION RESISTANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
12685156
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
DEEP TRENCH DECOUPLING CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2012
|
Application #:
|
12685491
|
Filing Dt:
|
01/11/2010
|
Publication #:
|
|
Pub Dt:
|
07/15/2010
| | | | |
Title:
|
METHOD AND APPARATUS FOR SUB-PELLICLE DEFECT REDUCTION ON PHOTOMASKS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2012
|
Application #:
|
12686403
|
Filing Dt:
|
01/13/2010
|
Publication #:
|
|
Pub Dt:
|
07/14/2011
| | | | |
Title:
|
METHOD AND STRUCTURE FOR FORMING CAPACITORS AND MEMORY DEVICES ON SEMICONDUCTOR-ON-INSULATOR (SOI) SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
12688254
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
METHODS AND SYSTEMS INVOLVING ELECTRICALLY REPROGRAMMABLE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12688470
|
Filing Dt:
|
01/15/2010
|
Publication #:
|
|
Pub Dt:
|
05/13/2010
| | | | |
Title:
|
SEMICONDUCTOR STRUCTURES INCORPORATING MULTIPLE CRYSTALLOGRAPHIC PLANES AND METHODS FOR FABRICATION THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
12690467
|
Filing Dt:
|
01/20/2010
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
HIGH-K TRANSISTORS WITH LOW THRESHOLD VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12696417
|
Filing Dt:
|
01/29/2010
|
Publication #:
|
|
Pub Dt:
|
08/04/2011
| | | | |
Title:
|
NANOSCALE CHEMICAL TEMPLATING WITH OXYGEN REACTIVE MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
12703211
|
Filing Dt:
|
02/10/2010
|
Publication #:
|
|
Pub Dt:
|
08/11/2011
| | | | |
Title:
|
METHODS OF FORMING STRUCTURES WITH A FOCUSED ION BEAM FOR USE IN ATOMIC FORCE PROBING AND STRUCTURES FOR USE IN ATOMIC FORCE PROBING
|
|