Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 007663/0842 | |
| Pages: | 2 |
| | Recorded: | 10/16/1995 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08516929
|
Filing Dt:
|
08/18/1995
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE CONTAINING LLD MOSFET PROTECTION CIRCUIT WHICH IS PRODUCED USING A SHEET-RESISTANCE REDUCTION TECHNIQUE
|
|
Assignee
|
|
|
7-1, SHIBA 5-CHOME |
MINATO-KU, TOKYO, JAPAN |
|
Correspondence name and address
|
|
SUGHRUE, MION, ZINN, MACPEAK & SEAS
|
|
J. FRANK OSHA
|
|
2100 PENNSYLVANIA AVE., NW
|
|
SUITE 800
|
|
WASHINGTON, DC 20037-3202
|
Search Results as of:
09/23/2024 04:45 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|