skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:026024/0842   Pages: 23
Recorded: 03/25/2011
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 16
1
Patent #:
Issue Dt:
06/11/2013
Application #:
12894235
Filing Dt:
09/30/2010
Title:
METHOD FOR FABRICATION OF A SEMICONDUCTOR DEVICE AND STRUCTURE
2
Patent #:
Issue Dt:
09/04/2012
Application #:
12894252
Filing Dt:
09/30/2010
Publication #:
Pub Dt:
08/02/2012
Title:
3D SEMICONDUCTOR DEVICE
3
Patent #:
Issue Dt:
04/24/2012
Application #:
12904103
Filing Dt:
10/13/2010
Title:
SEMICONDUCTOR AND OPTOELECTRONIC DEVICES
4
Patent #:
Issue Dt:
01/29/2013
Application #:
12904108
Filing Dt:
10/13/2010
Publication #:
Pub Dt:
08/02/2012
Title:
3D SEMICONDUCTOR DEVICE INCLUDING FIELD REPAIRABLE LOGICS
5
Patent #:
Issue Dt:
02/12/2013
Application #:
12904114
Filing Dt:
10/13/2010
Title:
METHOD FOR FABRICATION OF A SEMICONDUCTOR DEVICE AND STRUCTURE
6
Patent #:
Issue Dt:
07/02/2013
Application #:
12904119
Filing Dt:
10/13/2010
Publication #:
Pub Dt:
08/02/2012
Title:
METHOD OF FABRICATING A SEMICONDUCTOR DEVICE AND STRUCTURE
7
Patent #:
Issue Dt:
02/19/2013
Application #:
12904124
Filing Dt:
10/13/2010
Title:
SEMICONDUCTOR DEVICE AND STRUCTURE
8
Patent #:
Issue Dt:
04/23/2013
Application #:
12941073
Filing Dt:
11/07/2010
Publication #:
Pub Dt:
08/02/2012
Title:
3D SEMICONDUCTOR DEVICE
9
Patent #:
Issue Dt:
02/21/2017
Application #:
12941074
Filing Dt:
11/07/2010
Publication #:
Pub Dt:
08/02/2012
Title:
METHOD TO FORM A 3D SEMICONDUCTOR DEVICE
10
Patent #:
Issue Dt:
02/12/2013
Application #:
12941075
Filing Dt:
11/07/2010
Publication #:
Pub Dt:
08/02/2012
Title:
3D SEMICONDUCTOR DEVICE
11
Patent #:
Issue Dt:
09/17/2013
Application #:
12951913
Filing Dt:
11/22/2010
Publication #:
Pub Dt:
08/30/2012
Title:
METHOD OF MANUFACTURING A SEMICONDUCTOR DEVICE AND STRUCTURE
12
Patent #:
Issue Dt:
07/23/2013
Application #:
12951924
Filing Dt:
11/22/2010
Publication #:
Pub Dt:
08/02/2012
Title:
3D INTEGRATED CIRCUIT WITH LOGIC
13
Patent #:
Issue Dt:
09/24/2013
Application #:
12963659
Filing Dt:
12/09/2010
Title:
A SEMICONDUCTOR DEVICE AND STRUCTURE
14
Patent #:
Issue Dt:
10/30/2012
Application #:
13041404
Filing Dt:
03/06/2011
Title:
METHOD FOR FABRICATION OF A SEMICONDUCTOR DEVICE AND STRUCTURE
15
Patent #:
Issue Dt:
12/02/2014
Application #:
13041405
Filing Dt:
03/06/2011
Publication #:
Pub Dt:
09/06/2012
Title:
SEMICONDUCTOR DEVICE AND STRUCTURE FOR HEAT REMOVAL
16
Patent #:
Issue Dt:
11/29/2016
Application #:
13041406
Filing Dt:
03/06/2011
Publication #:
Pub Dt:
08/02/2012
Title:
3D SEMICONDUCTOR DEVICE
Assignors
1
Exec Dt:
03/16/2011
2
Exec Dt:
03/16/2011
3
Exec Dt:
03/16/2011
4
Exec Dt:
03/16/2011
5
Exec Dt:
03/16/2011
6
Exec Dt:
03/16/2011
Assignee
1
3555 WOODFORD DRIVE
SAN JOSE, CALIFORNIA 95124
Correspondence name and address
BAO TRAN
PO BOX 68
SARATOGA, CA 95071

Search Results as of: 05/24/2024 11:31 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT