Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 036563/0846 | |
| Pages: | 48 |
| | Recorded: | 09/08/2015 | | |
Conveyance: | MERGER (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
5
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09047378
|
Filing Dt:
|
03/25/1998
|
Title:
|
APPARATUS FOR PROCESSING TWO-DIMENSIONAL INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
09500254
|
Filing Dt:
|
02/08/2000
|
Title:
|
SHARED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
09919859
|
Filing Dt:
|
08/02/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
MULTI-PORT CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10296224
|
Filing Dt:
|
01/29/2003
|
Publication #:
|
|
Pub Dt:
|
07/03/2003
| | | | |
Title:
|
METHOD OF USING MULDI-MEDIA INFORMATION, SYSTEM AND PROGRAM RECORDING MEDIUM THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10497514
|
Filing Dt:
|
06/03/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
TESTING METHOD AND TESTER FOR SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE COMPRISING HIGH-SPEED INPUT/OUTPUT ELEMENT
|
|
Assignee
|
|
|
2215-B RENAISSANCE DRIVE, |
SUITE 5 |
LAS VEGAS, NEVADA 89119 |
|
Correspondence name and address
|
|
PERKINS COIE LLP
|
|
P.O. BOX 1247
|
|
PATENT-SEA
|
|
SEATTLE, WA 98111
|
Search Results as of:
05/24/2024 02:01 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|