Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 033317/0853 | |
| Pages: | 6 |
| | Recorded: | 07/15/2014 | | |
| Attorney Dkt #: | PPS008US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2018
|
Application #:
|
14332240
|
Filing Dt:
|
07/15/2014
|
|
Publication #:
|
|
Pub Dt:
|
11/19/2015
| | | | |
|
Title:
|
Region Based Device Bypass in Circuit Simulation
|
|
|
Assignee
|
|
|
|
|
| B-5, NO.1768 XINLUO AVENUE |
| HIGH-TECH INDUSTRIAL DEVELOPMENT ZONE, SHANDONG PROVINCE |
| JINAN, CHINA 250101 |
|
|
Correspondence name and address
|
| |
SILICON VALLEY PATENT GROUP LLP
|
| |
4010 MOORPARK AVENUE
|
| |
SUITE 210
|
| |
SAN JOSE, CA 95117
|
Search Results as of:
05/29/2024 09:45 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
