Total properties:
44
|
|
Patent #:
|
|
Issue Dt:
|
04/04/1995
|
Application #:
|
07819164
|
Filing Dt:
|
01/02/1992
|
Title:
|
MICROPROCESSOR AND DATA FLOW MICROPROCESSOR HAVING VECTOR OPERATION FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/1995
|
Application #:
|
07965441
|
Filing Dt:
|
10/23/1992
|
Title:
|
BRANCHING SYSTEM FOR RETURN FROM SUBROUTINE USING TARGER ADDRESS IN RETURN BUFFER ACCESSED BASED ON BRANCH TYPE INFORMATION IN BHT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08010085
|
Filing Dt:
|
01/27/1993
|
Title:
|
DATA PROCESSOR CALCULATING BRANCH TARGET ADDRESS OF A BRANCH INSTRUCTION IN PARALLEL WITH DECODING OF THE INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08049720
|
Filing Dt:
|
04/20/1993
|
Title:
|
MULTIPROCESSOR-TYPE ONE-CHIP MICROCOMPUTER WITH DUAL-MODE FUNCTIONAL TERMINALS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08310508
|
Filing Dt:
|
09/22/1994
|
Title:
|
METHOD AND SYSTEM FOR INVALIDATING INSTRUCTIONS UTILIZING VALIDITY AND WRITE DELAY FLAGS IN PARALLEL PROCESSING APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08318455
|
Filing Dt:
|
10/05/1994
|
Title:
|
ONE-CHIP MICROCOMPUTER AND PROGRAM DEVELOPMENT/EVALUATION SYSTEM THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/1995
|
Application #:
|
08319341
|
Filing Dt:
|
10/06/1994
|
Title:
|
MULTIPROCESSOR INCLUDING SYSTEM FOR PIPELINE PROCESSING OF MULTI-FUNCTIONAL INSTRUCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08330880
|
Filing Dt:
|
10/28/1994
|
Title:
|
MICROPROCESSOR AND DATA FLOW MICROPROCESSOR HAVING VECTOR OPERATION FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/1996
|
Application #:
|
08422902
|
Filing Dt:
|
04/17/1995
|
Title:
|
EMULATOR PROBE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08524712
|
Filing Dt:
|
09/07/1995
|
Title:
|
A SINGLE-CHIP DATA PROCESSOR HANDLING SYNCHRONOUS AND ASYNCHRONOUS EXECEPTIONS BY BRANCHING FROM A FIRST EXCEPTION HANDLER TO A SECOND EX CEPTION HANDLER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2000
|
Application #:
|
08524712
|
Filing Dt:
|
09/07/1995
|
Title:
|
A SINGLE-CHIP DATA PROCESSOR HANDLING SYNCHRONOUS AND ASYNCHRONOUS EXECEPTIONS BY BRANCHING FROM A FIRST EXCEPTION HANDLER TO A SECOND EX CEPTION HANDLER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
08526476
|
Filing Dt:
|
09/11/1995
|
Title:
|
A REAL TIME DEBUGGER FOR A MICROCOMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/1998
|
Application #:
|
08535870
|
Filing Dt:
|
09/29/1995
|
Title:
|
DATA PROCESSOR WITH BRANCH TARGET ADDRESS GENERATING UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1997
|
Application #:
|
08535871
|
Filing Dt:
|
09/29/1995
|
Title:
|
DATA PROCESSOR GENERATING JUMP TARGET ADDRESS OF A JUMP INSTRUCTION IN PARALLEL WITH DECODING OF THE INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08537000
|
Filing Dt:
|
09/29/1995
|
Title:
|
A DATA PROCESSOR PROCESSING A JUMP INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/1997
|
Application #:
|
08537001
|
Filing Dt:
|
09/29/1995
|
Title:
|
DATA PROCESSOR PROCESSING A JUMP INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08537046
|
Filing Dt:
|
09/29/1995
|
Title:
|
DATA PROCESSOR PROCESSING A JUMP INSTRUCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
08555425
|
Filing Dt:
|
11/09/1995
|
Title:
|
DATA PROCESSOR CAPABLE OF EXECUTING TWO INSTRUCTIONS HAVING OPERAND INTERFERENCE AT HIGH SPEED IN PARALLEL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/2001
|
Application #:
|
08555425
|
Filing Dt:
|
11/09/1995
|
Title:
|
DATA PROCESSOR CAPABLE OF EXECUTING TWO INSTRUCTIONS HAVING OPERAND INTERFERENCE AT HIGH SPEED IN PARALLEL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08558778
|
Filing Dt:
|
11/15/1995
|
Title:
|
SEMICONDUCTOR DEVICE CAPABLE OF CONCURRENTLY TRANSFERRING DATA OVER READ PATHS AND WRITE PATHS TO A MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08601273
|
Filing Dt:
|
02/14/1996
|
Title:
|
MOVING PICTURE DECODING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/1998
|
Application #:
|
08689115
|
Filing Dt:
|
07/30/1996
|
Title:
|
DATA PROCESSOR WITH CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/1999
|
Application #:
|
08725481
|
Filing Dt:
|
10/04/1996
|
Title:
|
SYSTEM FOR MAINTAINING FIXED-POINT DATA ALIGNMENT WITHIN A COMBINATION CPU AND DSP SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08790264
|
Filing Dt:
|
01/28/1997
|
Title:
|
MICROCOMPUTER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08831743
|
Filing Dt:
|
04/01/1997
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08835361
|
Filing Dt:
|
04/07/1997
|
Title:
|
MICROCOMPUTER WITH BUILT-IN FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08949926
|
Filing Dt:
|
10/14/1997
|
Title:
|
ANALOG-TO-DIGITAL CONVERTER FOR BOTH M-BIT AND N-BIT ANALOG CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08950668
|
Filing Dt:
|
10/15/1997
|
Title:
|
DATA PROCESSOR AND DATA PROCESSING SYSTEM HAVING TWO TRANSLATION LOOKASIDE BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08975204
|
Filing Dt:
|
11/20/1997
|
Title:
|
MICROCOMPUTER AND MULTI-CHIP MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
09092940
|
Filing Dt:
|
06/08/1998
|
Title:
|
DATA PROCESSING DEVICE HAVING ACCELERATOR FOR DIGITAL SIGNAL PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09143530
|
Filing Dt:
|
08/28/1998
|
Title:
|
DATA PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09158551
|
Filing Dt:
|
09/22/1998
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09158551
|
Filing Dt:
|
09/22/1998
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2001
|
Application #:
|
09247519
|
Filing Dt:
|
02/10/1999
|
Title:
|
MULTIPROCESSOR SYSTEM CAPABLE OF CIRCUMVENTING WRITE MONITORING OF CACHE MEMORIES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09410693
|
Filing Dt:
|
10/01/1999
|
Title:
|
METHOD FOR LOADING INSTRUCTIONS OR DATA INTO A LOCKED WAY OF A CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
09410927
|
Filing Dt:
|
10/01/1999
|
Title:
|
DMA HANDSHAKE PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09450894
|
Filing Dt:
|
11/29/1999
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
ACCESSING EXCEPTION HANDLERS WITHOUT TRANSLATING THE ADDRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09450894
|
Filing Dt:
|
11/29/1999
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
Title:
|
ACCESSING EXCEPTION HANDLERS WITHOUT TRANSLATING THE ADDRESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09563753
|
Filing Dt:
|
05/01/2000
|
Title:
|
DATA PROECSSOR AND DATA PROCESSOR SYSTEM HAVING MULTIPLE MODES OF ADDRESS INDEXING AND OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2003
|
Application #:
|
09587884
|
Filing Dt:
|
06/07/2000
|
Title:
|
MICROCOMPUTER HAVING ON-SCREEN DISPLAY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09614759
|
Filing Dt:
|
07/11/2000
|
Title:
|
Semiconductor device
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2002
|
Application #:
|
09740959
|
Filing Dt:
|
12/21/2000
|
Publication #:
|
|
Pub Dt:
|
05/31/2001
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09973734
|
Filing Dt:
|
10/11/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
DATA PROCESSING DEVICE HAVING A CENTRAL PROCESSING UNIT AND DIGITAL SIGNAL PROCESSING UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/03/2005
|
Application #:
|
10694771
|
Filing Dt:
|
10/29/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
A DATA PROCESSING DEVICE HAVING A CENTRAL PROCESSING UNIT AND DIGITAL SIGNAL PROCESSING UNIT
|
|