Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 014773/0873 | |
| Pages: | 4 |
| | Recorded: | 12/03/2003 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10728001
|
Filing Dt:
|
12/03/2003
|
|
Title:
|
SEMICONDUCTOR SOLID PHASE EPITAXY DAMAGE CONTROL METHOD AND INTEGRATED CIRCUIT PRODUCED THEREBY
|
|
|
Assignee
|
|
|
|
|
| ONE AMD PLACE |
| P.O. BOX 3453 |
| SUNNYVALE, CALIFORNIA 94088-3453 |
|
|
Correspondence name and address
|
| |
THE LAW OFFICES OF MIKIO ISHIMARU
|
| |
MIKIO ISHIMARU
|
| |
1110 SUNNYVALE-SARATOGA RD., SUITE A1
|
| |
SUNNYVALE, CA 94087
|
Search Results as of:
06/21/2024 01:11 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
