Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 010977/0878 | |
| Pages: | 5 |
| | Recorded: | 07/10/2000 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
12
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08234288
|
Filing Dt:
|
04/28/1994
|
Title:
|
FIELD SHIELD ISOLATED EPROM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08303482
|
Filing Dt:
|
09/06/1994
|
Title:
|
MEMORY CELL ARRAY HAVING COMPACT WORD LINE ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/1997
|
Application #:
|
08427826
|
Filing Dt:
|
04/26/1995
|
Title:
|
FLASH MEMORY SYSTEM, AND METHODS OF CONSTRUCTING AND UTILIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08633857
|
Filing Dt:
|
04/16/1996
|
Title:
|
FLASH MEMORY SYSTEM, AND METHODS OF CONSTRUCTING AND UTILIZING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08715569
|
Filing Dt:
|
09/18/1996
|
Title:
|
SINGLE POLY MEMORY CELL AND ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1998
|
Application #:
|
08735973
|
Filing Dt:
|
10/25/1996
|
Title:
|
INTEGRATED CIRCUIT TIMER FUNCTION USING NATURAL DECAY OF CHARGE STORED IN A DIELECTRIC
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/1998
|
Application #:
|
08772970
|
Filing Dt:
|
12/23/1996
|
Title:
|
NTRUCTURE AND METHOD TO PREVENT OVER ERASURE OF NONVOLATILE MEMORY TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08846558
|
Filing Dt:
|
04/29/1997
|
Title:
|
SEMICONDUCTOR NON-VOLATILE LATCH DEVICE INCLUDING EMBEDDED NON-VOLATILE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09051700
|
Filing Dt:
|
04/16/1998
|
Title:
|
SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE HAVING A NAND CELL STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09082167
|
Filing Dt:
|
05/20/1998
|
Title:
|
SEMICONDUCTOR NON-VOLATILE MEMORY DEVICE HAVING AN IMPROVED WRITE SPEED
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09136694
|
Filing Dt:
|
08/19/1998
|
Title:
|
SEMICONDUCTOR NON-VOLATILE DEVICE INCLUDING EMBEDDED NON-VOLATILE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09198747
|
Filing Dt:
|
11/24/1998
|
Title:
|
SEMICONDUCTOR REFERENCE VOLTAGE GENERATOR HAVING A NON VOLATILE MEMORY STRUCTURE
|
|
Assignee
|
|
|
3901 N. FIRST STREET |
SAN JOSE, CALIFORNIA 95134 |
|
Correspondence name and address
|
|
BACHAND LAW OFFICE
|
|
RICHARD A. BACHAND
|
|
5353 WYOMING BLVD., N.E., SUITE 3
|
|
ALBUQUERQUE, NEW MEXICO 87109-3132
|
Search Results as of:
06/03/2024 12:55 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|