|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
13553746
|
Filing Dt:
|
07/19/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13553875
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2013
|
Application #:
|
13553916
|
Filing Dt:
|
07/20/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
MANUFACTURING METHOD OF DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13555223
|
Filing Dt:
|
07/23/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
13559115
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13559244
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
INFORMATION PROCESSING SYSTEM INCLUDING SEMICONDUCTOR DEVICE HAVING SELF-REFRESH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13559439
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
INFORMATION PROCESSING SYSTEM INCLUDING SEMICONDUCTOR DEVICE HAVING SELF-REFRESH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13559448
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
INFORMATION PROCESSING SYSTEM INCLUDING SEMICONDUCTOR DEVICE HAVING SELF-REFRESH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13559466
|
Filing Dt:
|
07/26/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
INFORMATION PROCESSING SYSTEM INCLUDING SEMICONDUCTOR DEVICE HAVING SELF-REFRESH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13560085
|
Filing Dt:
|
07/27/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING THROUGH-SUBSTRATE VIA WITH INSULATING PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13561793
|
Filing Dt:
|
07/30/2012
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE REDUCING RISKS OF A WIRE SHORT-CIRCUIT AND A WIRE FLOW
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2013
|
Application #:
|
13563650
|
Filing Dt:
|
07/31/2012
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2014
|
Application #:
|
13565666
|
Filing Dt:
|
08/02/2012
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL CIRCUIT BLOCKS OPERATING AT THE SAME TIMING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13570716
|
Filing Dt:
|
08/09/2012
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
METHOD FOR MANUFACTURING A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2014
|
Application #:
|
13585110
|
Filing Dt:
|
08/14/2012
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13586526
|
Filing Dt:
|
08/15/2012
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF REFRESHING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13586597
|
Filing Dt:
|
08/15/2012
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2015
|
Application #:
|
13587724
|
Filing Dt:
|
08/16/2012
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13589838
|
Filing Dt:
|
08/20/2012
|
Publication #:
|
|
Pub Dt:
|
12/06/2012
| | | | |
Title:
|
MEMORY SYSTEM, SEMICONDUCTOR MEMORY DEVICE, AND WIRING SUBSTRATE, THE SEMICONDUCTOR MEMORY DEVICE INCLUDING TERMINATION RESISTANCE CIRCUIT OR CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13592865
|
Filing Dt:
|
08/23/2012
|
Publication #:
|
|
Pub Dt:
|
12/13/2012
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13593018
|
Filing Dt:
|
08/23/2012
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, INFORMATION PROCESSING SYSTEM INCLUDING THE SAME, AND CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13593046
|
Filing Dt:
|
08/23/2012
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, INFORMATION PROCESSING SYSTEM INCLUDING THE SAME, AND CONTROLLER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13594679
|
Filing Dt:
|
08/24/2012
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUNDANT WORD LINES AND REDUNDANT BIT LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13595497
|
Filing Dt:
|
08/27/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
Memory Transistors with Buried Gate Electrodes
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2013
|
Application #:
|
13595793
|
Filing Dt:
|
08/27/2012
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
SEMICONDUCTOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2013
|
Application #:
|
13595824
|
Filing Dt:
|
08/27/2012
|
Publication #:
|
|
Pub Dt:
|
12/20/2012
| | | | |
Title:
|
SEMICONDUCTOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13598289
|
Filing Dt:
|
08/29/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE USING MULTI-PHASE CLOCK SIGNAL AND INFORMATION PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13603020
|
Filing Dt:
|
09/04/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE LATCHING DATA SIGNAL IN RESPONSE TO STROBE SIGNAL AND INFORMATION PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13607146
|
Filing Dt:
|
09/07/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING CHARGE PUMP CIRCUIT AND INFORMATION PROCESSING APPARATUS INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13608138
|
Filing Dt:
|
09/10/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE WITH ALIGNED BUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13609866
|
Filing Dt:
|
09/11/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
BORDER BETWEEN SEMICONDUCTOR TRANSISTORS WITH DIFFERENT GATE STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13610282
|
Filing Dt:
|
09/11/2012
|
Publication #:
|
|
Pub Dt:
|
03/14/2013
| | | | |
Title:
|
SYSTEM AND MEMORY MODULE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13610541
|
Filing Dt:
|
09/11/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE GENERATES COMPLEMENTARY OUTPUT SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
13610949
|
Filing Dt:
|
09/12/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING STACKED LAYERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13612654
|
Filing Dt:
|
09/12/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING DLL CIRCUIT HAVING COARSE ADJUSTMENT UNIT AND FINE ADJUSTMENT UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13614845
|
Filing Dt:
|
09/13/2012
|
Publication #:
|
|
Pub Dt:
|
03/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE OPERATES ON EXTERNAL AND INTERNAL POWER SUPPLY VOLTAGES AND DATA PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13615430
|
Filing Dt:
|
09/13/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING CAL LATENCY FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13617447
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING OUTPUT BUFFER CIRCUIT IN WHICH IMPEDANCE THEREOF CAN BE CONTROLLED
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13617856
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/2015
|
Application #:
|
13618639
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING OUTPUT BUFFER CIRCUIT IN WHICH IMPEDANCE THEREOF CAN BE CONTROLLED
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2014
|
Application #:
|
13618754
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PDA FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13618834
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
03/28/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE VERIFYING SIGNAL SUPPLIED FROM OUTSIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13618985
|
Filing Dt:
|
09/14/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING SERIALIZER CONVERTING PARALLEL DATA INTO SERIAL DATA TO OUTPUT SERIAL DATA FROM OUTPUT BUFFER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13620819
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE, ADJUSTMENT METHOD THEREOF AND DATA PROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2014
|
Application #:
|
13620840
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICAL BIT LINE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13620846
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13621061
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13621069
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2014
|
Application #:
|
13621074
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE, METHOD OF CONTROLLING READ PREAMBLE SIGNAL THEREOF, AND DATA TRANSMISSION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13621134
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/10/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2014
|
Application #:
|
13624444
|
Filing Dt:
|
09/21/2012
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING LATENCY COUNTER TO CONTROL OUTPUT TIMING OF DATA AND DATA PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13628819
|
Filing Dt:
|
09/27/2012
|
Publication #:
|
|
Pub Dt:
|
01/24/2013
| | | | |
Title:
|
BANDGAP REFERENCE CIRCUIT AND METHOD OF STARTING BANDGAP REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13628920
|
Filing Dt:
|
09/27/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING INPUT RECEIVER CIRCUIT THAT OPERATES IN RESPONSE TO STROBE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13629328
|
Filing Dt:
|
09/27/2012
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PERFORMING BURST ORDER CONTROL AND DATA BUS INVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
13630612
|
Filing Dt:
|
09/28/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
LOGIC CIRCUIT PERFORMING EXCLUSIVE OR OPERATION AND DATA PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
13630702
|
Filing Dt:
|
09/28/2012
|
Publication #:
|
|
Pub Dt:
|
04/04/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/2013
|
Application #:
|
13632608
|
Filing Dt:
|
10/01/2012
|
Publication #:
|
|
Pub Dt:
|
01/31/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
13644388
|
Filing Dt:
|
10/04/2012
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13646512
|
Filing Dt:
|
10/05/2012
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING IMPEDANCE CALIBRATION FUNCTION TO DATA OUTPUT BUFFER AND SEMICONDUCTOR MODULE HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2013
|
Application #:
|
13647626
|
Filing Dt:
|
10/09/2012
|
Publication #:
|
|
Pub Dt:
|
02/07/2013
| | | | |
Title:
|
SUPPLY VOLTAGE GENERATING CIRCUIT AND SEMICONDUCTOR DEVICE HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13649060
|
Filing Dt:
|
10/10/2012
|
Publication #:
|
|
Pub Dt:
|
04/11/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING OUTPUT CIRCUIT CONSTITUTED OF PLURAL UNIT BUFFER CIRCUITS IN WHICH IMPEDANCE THEREOF ARE ADJUSTABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
13650875
|
Filing Dt:
|
10/12/2012
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
LAYOUT DATA CREATION DEVICE FOR CREATING LAYOUT DATA OF PILLAR-TYPE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2014
|
Application #:
|
13650964
|
Filing Dt:
|
10/12/2012
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2014
|
Application #:
|
13652030
|
Filing Dt:
|
10/15/2012
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A CONTROL CHIP STACKED WITH A CONTROLLED CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13653265
|
Filing Dt:
|
10/16/2012
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13653684
|
Filing Dt:
|
10/17/2012
|
Publication #:
|
|
Pub Dt:
|
02/14/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13655935
|
Filing Dt:
|
10/19/2012
|
Publication #:
|
|
Pub Dt:
|
02/21/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2013
|
Application #:
|
13665654
|
Filing Dt:
|
10/31/2012
|
Publication #:
|
|
Pub Dt:
|
03/07/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICALLY STRUCTURED BIT LINES AND SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13666177
|
Filing Dt:
|
11/01/2012
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
Title:
|
SENSE AMPLIFIER CIRCUIT AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13669670
|
Filing Dt:
|
11/06/2012
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2015
|
Application #:
|
13670380
|
Filing Dt:
|
11/06/2012
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL SELECTION LINES SELECTED BASED ON ADDRESS SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13670802
|
Filing Dt:
|
11/07/2012
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE PERFORMING REFRESH OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2015
|
Application #:
|
13671033
|
Filing Dt:
|
11/07/2012
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
DEVICE HAVING ELECTRODES FORMED FROM BUMPS WITH DIFFERENT DIAMETERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13672115
|
Filing Dt:
|
11/08/2012
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2014
|
Application #:
|
13672169
|
Filing Dt:
|
11/08/2012
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
13675431
|
Filing Dt:
|
11/13/2012
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
SENSE AMPLIFIER CIRUIT AND SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13679156
|
Filing Dt:
|
11/16/2012
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2017
|
Application #:
|
13683085
|
Filing Dt:
|
11/21/2012
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING WIRING PAD AND WIRING FORMED ON THE SAME WIRING LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
13683538
|
Filing Dt:
|
11/21/2012
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL SELECTION LINES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
13685192
|
Filing Dt:
|
11/26/2012
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
MEMORY MODULE INCLUDING PLURAL MEMORY DEVICES AND DATA REGISTER BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2013
|
Application #:
|
13692222
|
Filing Dt:
|
12/03/2012
|
Publication #:
|
|
Pub Dt:
|
04/18/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND STACKED SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13693834
|
Filing Dt:
|
12/04/2012
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING SKEW DETECTION CIRCUIT MEASURING SKEW BETWEEN CLOCK SIGNAL AND DATA STROBE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
13706752
|
Filing Dt:
|
12/06/2012
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE INCLUDING STACKED SEMICONDUCTOR CHIPS WITHOUT OCCURRING OF CRACK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/2015
|
Application #:
|
13709901
|
Filing Dt:
|
12/10/2012
|
Publication #:
|
|
Pub Dt:
|
06/13/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
13710626
|
Filing Dt:
|
12/11/2012
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DATA OUTPUT CIRCUIT IN WHICH SLEW RATE THEREOF IS ADJUSTABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2013
|
Application #:
|
13712126
|
Filing Dt:
|
12/12/2012
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13712434
|
Filing Dt:
|
12/12/2012
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13714015
|
Filing Dt:
|
12/13/2012
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING HIERARCHICAL BIT LINE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2014
|
Application #:
|
13715143
|
Filing Dt:
|
12/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2013
|
Application #:
|
13715692
|
Filing Dt:
|
12/14/2012
|
Publication #:
|
|
Pub Dt:
|
05/23/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13715995
|
Filing Dt:
|
12/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING DATA TERMINAL SUPPLIED WITH PLURAL WRITE DATA IN SERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2013
|
Application #:
|
13716539
|
Filing Dt:
|
12/17/2012
|
Publication #:
|
|
Pub Dt:
|
05/02/2013
| | | | |
Title:
|
MEMORY DEVICE, SEMICONDUCTOR MEMORY DEVICE AND CONTROL METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13716966
|
Filing Dt:
|
12/17/2012
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/10/2013
|
Application #:
|
13720265
|
Filing Dt:
|
12/19/2012
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE AND INFORMATION PROCESSING SYSTEM INCLUDING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2016
|
Application #:
|
13720791
|
Filing Dt:
|
12/19/2012
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
SEMICONDUCTOR CHIP HAVING PLURAL PENETRATION ELECTRODE PENETRATING THERETHROUGH
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13720863
|
Filing Dt:
|
12/19/2012
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL SEMICONDUCTOR CHIP STACKED WITH ONE ANOTHER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13720875
|
Filing Dt:
|
12/19/2012
|
Publication #:
|
|
Pub Dt:
|
06/20/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING PLURAL SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13722125
|
Filing Dt:
|
12/20/2012
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13722442
|
Filing Dt:
|
12/20/2012
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTI-LEVEL WIRING STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2016
|
Application #:
|
13722977
|
Filing Dt:
|
12/20/2012
|
Publication #:
|
|
Pub Dt:
|
06/27/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING POTENTIAL MONITORING TERMINAL TO MONITOR POTENTIAL OF POWER-SUPPLY LINE
|
|