skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:048082/0889   Pages: 29
Recorded: 01/16/2019
Attorney Dkt #:065664/0012
Conveyance: SUPPLEMENT NO. 2 TO PATENT SECURITY AGREEMENT
Total properties: 279
Page 1 of 3
Pages: 1 2 3
1
Patent #:
Issue Dt:
07/27/2021
Application #:
16079737
Filing Dt:
08/24/2018
Publication #:
Pub Dt:
01/14/2021
Title:
UNCORRECTABLE ECC
2
Patent #:
Issue Dt:
03/01/2022
Application #:
16096638
Filing Dt:
10/25/2018
Publication #:
Pub Dt:
07/29/2021
Title:
SYSTEMS AND METHODS FOR INITIALIZING BANDGAP CIRCUITS
3
Patent #:
Issue Dt:
06/23/2020
Application #:
16137133
Filing Dt:
09/20/2018
Publication #:
Pub Dt:
01/24/2019
Title:
METHODS OF COMMAND BASED AND CURRENT LIMIT CONTROLLED MEMORY DEVICE POWER UP
4
Patent #:
Issue Dt:
09/03/2019
Application #:
16140281
Filing Dt:
09/24/2018
Publication #:
Pub Dt:
01/24/2019
Title:
FERROELECTRIC MEMORY CELL APPARATUSES AND METHODS OF OPERATING FERROELECTRIC MEMORY CELLS
5
Patent #:
Issue Dt:
06/25/2019
Application #:
16150492
Filing Dt:
10/03/2018
Publication #:
Pub Dt:
06/27/2019
Title:
APPARATUSES AND METHODS FOR PROVIDING FREQUENCY DIVIDED CLOCKS
6
Patent #:
Issue Dt:
07/30/2019
Application #:
16151845
Filing Dt:
10/04/2018
Publication #:
Pub Dt:
01/31/2019
Title:
MEMORY DEVICES HAVING SPECIAL MODE ACCESS USING A SERIAL MESSAGE
7
Patent #:
Issue Dt:
09/10/2019
Application #:
16154291
Filing Dt:
10/08/2018
Publication #:
Pub Dt:
09/26/2019
Title:
OUTPUT IMPEDANCE CALIBRATION FOR SIGNALING
8
Patent #:
Issue Dt:
07/16/2019
Application #:
16157962
Filing Dt:
10/11/2018
Publication #:
Pub Dt:
02/07/2019
Title:
Semiconductor Devices Including Insulative Materials Extending Between Conductive Structures
9
Patent #:
Issue Dt:
01/14/2020
Application #:
16158017
Filing Dt:
10/11/2018
Publication #:
Pub Dt:
02/07/2019
Title:
MULTISTAGE DEVELOPMENT WORKFLOW FOR GENERATING A CUSTOM INSTRUCTION SET RECONFIGURABLE PROCESSOR
10
Patent #:
Issue Dt:
07/21/2020
Application #:
16158039
Filing Dt:
10/11/2018
Publication #:
Pub Dt:
02/07/2019
Title:
Integrated Structures Including Material Containing Silicon, Nitrogen, and at Least One of Carbon, Oxygen, Boron and Phosphorus
11
Patent #:
NONE
Issue Dt:
Application #:
16158558
Filing Dt:
10/12/2018
Publication #:
Pub Dt:
04/16/2020
Title:
Accelerated Access to Computations Results Generated from Data Stored in Memory Devices
12
Patent #:
Issue Dt:
10/26/2021
Application #:
16158593
Filing Dt:
10/12/2018
Publication #:
Pub Dt:
04/16/2020
Title:
Parallel Memory Access and Computation in Memory Devices
13
Patent #:
Issue Dt:
10/01/2019
Application #:
16158852
Filing Dt:
10/12/2018
Publication #:
Pub Dt:
04/11/2019
Title:
METHODS, ARTICLES, AND DEVICES FOR PULSE ADJUSTMENTS TO PROGRAM A MEMORY CELL
14
Patent #:
Issue Dt:
04/21/2020
Application #:
16159023
Filing Dt:
10/12/2018
Publication #:
Pub Dt:
02/28/2019
Title:
TIME-BASED ACCESS OF A MEMORY CELL
15
Patent #:
Issue Dt:
01/07/2020
Application #:
16159049
Filing Dt:
10/12/2018
Publication #:
Pub Dt:
02/28/2019
Title:
TIME-BASED ACCESS OF A MEMORY CELL
16
Patent #:
Issue Dt:
05/12/2020
Application #:
16160518
Filing Dt:
10/15/2018
Publication #:
Pub Dt:
02/14/2019
Title:
MEMORY CELLS, SEMICONDUCTOR DEVICES INCLUDING THE MEMORY CELLS, AND METHODS OF OPERATION
17
Patent #:
Issue Dt:
06/14/2022
Application #:
16160801
Filing Dt:
10/15/2018
Publication #:
Pub Dt:
02/14/2019
Title:
APPARATUSES AND METHODS FOR SELECTIVE ROW REFRESHES
18
Patent #:
Issue Dt:
10/04/2022
Application #:
16161381
Filing Dt:
10/16/2018
Publication #:
Pub Dt:
02/14/2019
Title:
Array Of Recessed Access Gate Lines
19
Patent #:
Issue Dt:
02/02/2021
Application #:
16161653
Filing Dt:
10/16/2018
Publication #:
Pub Dt:
02/21/2019
Title:
PIXEL WITH STRAINED SILICON LAYER FOR IMPROVING CARRIER MOBILITY AND BLUE RESPONSE IN IMAGERS
20
Patent #:
Issue Dt:
06/09/2020
Application #:
16162012
Filing Dt:
10/16/2018
Publication #:
Pub Dt:
02/14/2019
Title:
SEMICONDUCTOR DEVICE PACKAGES WITH DIRECT ELECTRICAL CONNECTIONS AND RELATED METHODS
21
Patent #:
Issue Dt:
09/15/2020
Application #:
16162070
Filing Dt:
10/16/2018
Publication #:
Pub Dt:
02/14/2019
Title:
PACKAGE-ON-PACKAGE SEMICONDUCTOR DEVICE ASSEMBLIES INCLUDING ONE OR MORE WINDOWS AND RELATED METHODS AND PACKAGES
22
Patent #:
Issue Dt:
06/23/2020
Application #:
16162278
Filing Dt:
10/16/2018
Publication #:
Pub Dt:
02/21/2019
Title:
APPARATUSES AND METHODS FOR STAIRCASE CODE ENCODING AND DECODING FOR STORAGE DEVICES
23
Patent #:
Issue Dt:
11/12/2019
Application #:
16162294
Filing Dt:
10/16/2018
Publication #:
Pub Dt:
02/14/2019
Title:
WIRELESS COMMUNICATION LINK USING NEAR FIELD COUPLING
24
Patent #:
Issue Dt:
04/07/2020
Application #:
16164328
Filing Dt:
10/18/2018
Publication #:
Pub Dt:
02/14/2019
Title:
APPARATUSES AND METHODS FOR HIGH SPEED WRITING TEST MODE FOR MEMORIES
25
Patent #:
NONE
Issue Dt:
Application #:
16164332
Filing Dt:
10/18/2018
Publication #:
Pub Dt:
02/14/2019
Title:
MEMORY DEVICES AND SYSTEMS WITH SECURITY CAPABILITIES
26
Patent #:
Issue Dt:
11/05/2019
Application #:
16164510
Filing Dt:
10/18/2018
Publication #:
Pub Dt:
02/14/2019
Title:
SEMICONDUCTOR DEVICE STRUCTURES INCLUDING SILICON-CONTAINING DIELECTRIC MATERIALS
27
Patent #:
Issue Dt:
03/24/2020
Application #:
16164542
Filing Dt:
10/18/2018
Publication #:
Pub Dt:
07/04/2019
Title:
METHODS OF FORMING STAIRCASE STRUCTURES
28
Patent #:
Issue Dt:
10/05/2021
Application #:
16165296
Filing Dt:
10/19/2018
Publication #:
Pub Dt:
02/14/2019
Title:
Methods of Removing Particles from Over Semiconductor Substrates
29
Patent #:
Issue Dt:
08/20/2019
Application #:
16165732
Filing Dt:
10/19/2018
Publication #:
Pub Dt:
02/21/2019
Title:
APPARATUSES, CIRCUITS, AND METHODS FOR BIASING SIGNAL LINES
30
Patent #:
Issue Dt:
12/31/2019
Application #:
16166001
Filing Dt:
10/19/2018
Publication #:
Pub Dt:
02/21/2019
Title:
SOLID STATE STORAGE DEVICE WITH COMMAND AND CONTROL ACCESS
31
Patent #:
Issue Dt:
12/08/2020
Application #:
16166222
Filing Dt:
10/22/2018
Publication #:
Pub Dt:
02/21/2019
Title:
LINE TERMINATION METHODS
32
Patent #:
Issue Dt:
07/14/2020
Application #:
16166231
Filing Dt:
10/22/2018
Publication #:
Pub Dt:
02/14/2019
Title:
CONFIGURABLE OPERATING MODE MEMORY DEVICE AND METHODS OF OPERATION
33
Patent #:
Issue Dt:
10/13/2020
Application #:
16167172
Filing Dt:
10/22/2018
Publication #:
Pub Dt:
02/21/2019
Title:
SOLID STATE LIGHTING DEVICES HAVING IMPROVED COLOR UNIFORMITY AND ASSOCIATED METHODS
34
Patent #:
Issue Dt:
04/13/2021
Application #:
16167345
Filing Dt:
10/22/2018
Publication #:
Pub Dt:
02/28/2019
Title:
MEMORY DEVICE WITH DYNAMIC STORAGE MODE CONTROL
35
Patent #:
Issue Dt:
05/12/2020
Application #:
16168470
Filing Dt:
10/23/2018
Publication #:
Pub Dt:
05/23/2019
Title:
APPARATUSES INCLUDING MEMORY CELLS WITH GAPS COMPRISING LOW DIELECTRIC CONSTANT MATERIALS
36
Patent #:
Issue Dt:
09/17/2019
Application #:
16172260
Filing Dt:
10/26/2018
Publication #:
Pub Dt:
02/28/2019
Title:
METHODS OF FORMING MEMORY CELLS AND SEMICONDUCTOR DEVICES
37
Patent #:
Issue Dt:
08/13/2019
Application #:
16172444
Filing Dt:
10/26/2018
Publication #:
Pub Dt:
02/28/2019
Title:
Electrically Conductive Laminate Structures
38
Patent #:
Issue Dt:
03/02/2021
Application #:
16174044
Filing Dt:
10/29/2018
Publication #:
Pub Dt:
02/28/2019
Title:
Memory Systems and Memory Programming Methods
39
Patent #:
Issue Dt:
10/22/2019
Application #:
16174631
Filing Dt:
10/30/2018
Publication #:
Pub Dt:
02/28/2019
Title:
APPARATUSES AND METHODS FOR MULTIPLE ADDRESS REGISTERS FOR A SOLID STATE DEVICE
40
Patent #:
Issue Dt:
03/17/2020
Application #:
16174782
Filing Dt:
10/30/2018
Publication #:
Pub Dt:
02/28/2019
Title:
METHODS OF DETERMINING HOST CLOCK FREQUENCY FOR RUN TIME OPTIMIZATION OF MEMORY AND MEMORY DEVICES EMPLOYING THE SAME
41
Patent #:
Issue Dt:
06/18/2019
Application #:
16175449
Filing Dt:
10/30/2018
Publication #:
Pub Dt:
02/28/2019
Title:
A DEVICE MODULE HAVING A PLURALITY OF DIES ELECTRICALLY CONNECTED BY POSTS
42
Patent #:
Issue Dt:
05/07/2019
Application #:
16175676
Filing Dt:
10/30/2018
Title:
DATA STROBE GATING
43
Patent #:
Issue Dt:
08/18/2020
Application #:
16176390
Filing Dt:
10/31/2018
Publication #:
Pub Dt:
02/28/2019
Title:
Memory Sense Amplifiers and Memory Verification Methods
44
Patent #:
Issue Dt:
06/01/2021
Application #:
16176417
Filing Dt:
10/31/2018
Publication #:
Pub Dt:
03/07/2019
Title:
Memory Systems and Memory Programming Methods
45
Patent #:
Issue Dt:
11/17/2020
Application #:
16177821
Filing Dt:
11/01/2018
Publication #:
Pub Dt:
03/07/2019
Title:
APPARATUSES AND METHODS FOR LEVEL SHIFTING
46
Patent #:
Issue Dt:
07/13/2021
Application #:
16177891
Filing Dt:
11/01/2018
Publication #:
Pub Dt:
03/07/2019
Title:
METHODS FOR FORMING SEMICONDUCTOR DEVICES
47
Patent #:
Issue Dt:
11/19/2019
Application #:
16177917
Filing Dt:
11/01/2018
Publication #:
Pub Dt:
03/07/2019
Title:
SEMICONDUCTOR DEVICE TEST APPARATUSES COMPRISING AT LEAST ONE TEST SITE HAVING AN ARRAY OF POCKETS
48
Patent #:
Issue Dt:
03/31/2020
Application #:
16178760
Filing Dt:
11/02/2018
Publication #:
Pub Dt:
03/07/2019
Title:
METHODS OF FORMING STRUCTURES
49
Patent #:
Issue Dt:
09/24/2019
Application #:
16178893
Filing Dt:
11/02/2018
Publication #:
Pub Dt:
03/21/2019
Title:
METHODS OF FORMING SEMICONDUCTOR DEVICE STRUCTURES
50
Patent #:
Issue Dt:
10/01/2019
Application #:
16178963
Filing Dt:
11/02/2018
Publication #:
Pub Dt:
03/07/2019
Title:
IDENTIFYING ASYNCHRONOUS POWER LOSS
51
Patent #:
Issue Dt:
12/01/2020
Application #:
16178989
Filing Dt:
11/02/2018
Publication #:
Pub Dt:
07/11/2019
Title:
I/O BUFFER OFFSET MITIGATION
52
Patent #:
Issue Dt:
03/17/2020
Application #:
16179156
Filing Dt:
11/02/2018
Publication #:
Pub Dt:
03/14/2019
Title:
Arrays of Cross-Point Memory Structures, and Methods of Forming Arrays of Cross-Point Memory Structures
53
Patent #:
Issue Dt:
09/01/2020
Application #:
16179415
Filing Dt:
11/02/2018
Publication #:
Pub Dt:
02/28/2019
Title:
Semiconductor Constructions Comprising Dielectric Material, and Methods of Forming Dielectric Fill Within Openings Extending into Semiconductor Constructions
54
Patent #:
Issue Dt:
09/08/2020
Application #:
16180137
Filing Dt:
11/05/2018
Publication #:
Pub Dt:
03/07/2019
Title:
METHODS OF OPERATING A MEMORY DEVICE COMPARING INPUT DATA TO DATA STORED IN MEMORY CELLS COUPLED TO A DATA LINE
55
Patent #:
Issue Dt:
01/07/2020
Application #:
16180154
Filing Dt:
11/05/2018
Publication #:
Pub Dt:
03/07/2019
Title:
METHODS OF OPERATING A MEMORY DEVICE COMPARING INPUT DATA TO DATA STORED IN MEMORY CELLS COUPLED TO A DATA LINE
56
Patent #:
Issue Dt:
03/26/2019
Application #:
16180542
Filing Dt:
11/05/2018
Title:
Memory Arrays, and Methods of Forming Memory Arrays
57
Patent #:
Issue Dt:
05/28/2019
Application #:
16181125
Filing Dt:
11/05/2018
Publication #:
Pub Dt:
03/14/2019
Title:
FERROELECTRIC MEMORY CELL RECOVERY
58
Patent #:
Issue Dt:
12/01/2020
Application #:
16182355
Filing Dt:
11/06/2018
Publication #:
Pub Dt:
03/07/2019
Title:
APPARATUSES AND METHODS FOR REDUCING READ DISTURB
59
Patent #:
Issue Dt:
03/31/2020
Application #:
16183021
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/07/2019
Title:
CELL-BASED REFERENCE VOLTAGE GENERATION
60
Patent #:
Issue Dt:
05/12/2020
Application #:
16183136
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
05/09/2019
Title:
ENCODING DATA IN A MODIFIED-MEMORY SYSTEM
61
Patent #:
Issue Dt:
03/31/2020
Application #:
16183390
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
05/09/2019
Title:
Construction Of Integrated Circuitry And A Method Of Forming An Elevationally-Extending Conductor Laterally Between A Pair Of Structures
62
Patent #:
Issue Dt:
10/15/2019
Application #:
16183392
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/28/2019
Title:
THREE-DIMENSIONAL MEMORY DEVICES, AND RELATED METHODS AND ELECTRONIC SYSTEMS
63
Patent #:
Issue Dt:
03/03/2020
Application #:
16183450
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/21/2019
Title:
METHODS OF FORMING ONE OR MORE COVERED VOIDS IN A SEMICONDUCTOR SUBSTRATE
64
Patent #:
Issue Dt:
08/11/2020
Application #:
16183463
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/07/2019
Title:
METHODS OF FABRICATING A DECOUPLING CAPACITOR IN A SEMICONDUCTOR STRUCTURE
65
Patent #:
Issue Dt:
08/17/2021
Application #:
16183468
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/21/2019
Title:
VERTICAL TWO-TRANSISTOR SINGLE CAPACITOR MEMORY CELLS AND MEMORY ARRAYS
66
Patent #:
Issue Dt:
10/29/2019
Application #:
16183493
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/21/2019
Title:
Array Of Gated Devices And Methods Of Forming An Array Of Gated Devices
67
Patent #:
Issue Dt:
03/31/2020
Application #:
16183528
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/21/2019
Title:
VERTICAL 2T-2C MEMORY CELLS AND MEMORY ARRAYS
68
Patent #:
Issue Dt:
03/31/2020
Application #:
16183615
Filing Dt:
11/07/2018
Publication #:
Pub Dt:
03/07/2019
Title:
WIRING WITH EXTERNAL TERMINAL
69
Patent #:
Issue Dt:
11/17/2020
Application #:
16184276
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
04/25/2019
Title:
DUAL MODE FERROELECTRIC MEMORY CELL OPERATION
70
Patent #:
Issue Dt:
11/17/2020
Application #:
16184300
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
04/25/2019
Title:
DUAL MODE FERROELECTRIC MEMORY CELL OPERATION
71
Patent #:
Issue Dt:
04/28/2020
Application #:
16184307
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
05/09/2019
Title:
DATA TRANSFER TECHNIQUES FOR MULTIPLE DEVICES ON A SHARED BUS
72
Patent #:
Issue Dt:
08/20/2019
Application #:
16184314
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
05/09/2019
Title:
METHODS, APPARATUSES, AND CIRCUITS FOR PROGRAMMING A MEMORY DEVICE
73
Patent #:
Issue Dt:
10/01/2019
Application #:
16184460
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
05/16/2019
Title:
DYNAMIC REFERENCE VOLTAGE DETERMINATION
74
Patent #:
Issue Dt:
10/08/2019
Application #:
16184465
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
03/14/2019
Title:
CHALCOGENIDE MEMORY DEVICE COMPONENTS AND COMPOSITION
75
Patent #:
Issue Dt:
11/12/2019
Application #:
16184474
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
07/04/2019
Title:
JITTER CANCELLATION WITH AUTOMATIC PERFORMANCE ADJUSTMENT
76
Patent #:
Issue Dt:
04/13/2021
Application #:
16184480
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
05/02/2019
Title:
GROUND REFERENCE SCHEME FOR A MEMORY CELL
77
Patent #:
Issue Dt:
10/06/2020
Application #:
16184492
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
05/16/2019
Title:
DYNAMIC ADJUSTMENT OF MEMORY CELL DIGIT LINE CAPACITANCE
78
Patent #:
Issue Dt:
06/09/2020
Application #:
16184823
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
05/16/2019
Title:
OFFSET CANCELLATION FOR LATCHING IN A MEMORY DEVICE
79
Patent #:
Issue Dt:
10/01/2019
Application #:
16184827
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
05/09/2019
Title:
WRITING TO CROSS-POINT NON-VOLATILE MEMORY
80
Patent #:
Issue Dt:
08/20/2019
Application #:
16184907
Filing Dt:
11/08/2018
Publication #:
Pub Dt:
03/14/2019
Title:
INTEGRATED STRUCTURES AND METHODS OF FORMING VERTICALLY-STACKED MEMORY CELLS
81
Patent #:
Issue Dt:
09/15/2020
Application #:
16185146
Filing Dt:
11/09/2018
Publication #:
Pub Dt:
05/23/2019
Title:
MIXED CROSS POINT MEMORY
82
Patent #:
Issue Dt:
10/13/2020
Application #:
16185154
Filing Dt:
11/09/2018
Publication #:
Pub Dt:
05/23/2019
Title:
MIXED CROSS POINT MEMORY
83
Patent #:
Issue Dt:
05/19/2020
Application #:
16185729
Filing Dt:
11/09/2018
Publication #:
Pub Dt:
03/14/2019
Title:
METHODS OF OPERATING MEMORY DEVICES AND APPARATUSES
84
Patent #:
Issue Dt:
03/24/2020
Application #:
16185829
Filing Dt:
11/09/2018
Publication #:
Pub Dt:
03/21/2019
Title:
SEMICONDUCTOR STRUCTURES INCLUDING MEMORY MATERIALS SUBSTANTIALLY ENCAPSULATED WITH DIELECTRIC MATERIALS
85
Patent #:
Issue Dt:
07/23/2019
Application #:
16186042
Filing Dt:
11/09/2018
Publication #:
Pub Dt:
06/20/2019
Title:
Methods of Filling Openings with Conductive Material, and Assemblies Having Vertically-Stacked Conductive Structures
86
Patent #:
Issue Dt:
12/10/2019
Application #:
16186739
Filing Dt:
11/12/2018
Publication #:
Pub Dt:
03/21/2019
Title:
APPARATUS CONFIGURED TO PROGRAM MEMORY CELLS USING AN INTERMEDIATE LEVEL FOR MULTIPLE DATA STATES
87
Patent #:
Issue Dt:
08/27/2019
Application #:
16188855
Filing Dt:
11/13/2018
Publication #:
Pub Dt:
04/11/2019
Title:
CHARGE SHARING BETWEEN MEMORY CELL PLATES USING A CONDUCTIVE PATH
88
Patent #:
Issue Dt:
09/17/2019
Application #:
16188957
Filing Dt:
11/13/2018
Publication #:
Pub Dt:
03/14/2019
Title:
MEMORIES HAVING SELECT DEVICES BETWEEN ACCESS LINES AND IN MEMORY CELLS
89
Patent #:
Issue Dt:
02/11/2020
Application #:
16189416
Filing Dt:
11/13/2018
Publication #:
Pub Dt:
06/06/2019
Title:
PERIPHERY FILL AND LOCALIZED CAPACITANCE
90
Patent #:
Issue Dt:
08/27/2019
Application #:
16189425
Filing Dt:
11/13/2018
Publication #:
Pub Dt:
04/11/2019
Title:
CHARGE MIRROR-BASED SENSING FOR FERROELECTRIC MEMORY
91
Patent #:
Issue Dt:
06/30/2020
Application #:
16189434
Filing Dt:
11/13/2018
Publication #:
Pub Dt:
04/11/2019
Title:
MITIGATING LINE-TO-LINE CAPACITIVE COUPLING IN A MEMORY DIE
92
Patent #:
Issue Dt:
10/27/2020
Application #:
16189447
Filing Dt:
11/13/2018
Publication #:
Pub Dt:
04/04/2019
Title:
ACTIVE BOUNDARY QUILT ARCHITECTURE MEMORY
93
Patent #:
Issue Dt:
01/05/2021
Application #:
16189865
Filing Dt:
11/13/2018
Publication #:
Pub Dt:
03/14/2019
Title:
APPARATUSES AND METHODS FOR MEMORY OPERATIONS HAVING VARIABLE LATENCIES
94
Patent #:
Issue Dt:
04/02/2019
Application #:
16190504
Filing Dt:
11/14/2018
Publication #:
Pub Dt:
03/14/2019
Title:
APPARATUSES AND METHODS FOR CONFIGURABLE COMMAND AND DATA INPUT CIRCUITS FOR SEMICONDUCTOR MEMORIES
95
Patent #:
Issue Dt:
10/13/2020
Application #:
16190523
Filing Dt:
11/14/2018
Publication #:
Pub Dt:
03/14/2019
Title:
APPARATUS AND METHOD OF POWER TRANSMISSION SENSING FOR STACKED DEVICES
96
Patent #:
Issue Dt:
09/10/2019
Application #:
16190563
Filing Dt:
11/14/2018
Publication #:
Pub Dt:
03/14/2019
Title:
APPARATUSES AND METHODS FOR CURRENT LIMITATION IN THRESHOLD SWITCHING MEMORIES
97
Patent #:
Issue Dt:
09/10/2019
Application #:
16191169
Filing Dt:
11/14/2018
Publication #:
Pub Dt:
07/18/2019
Title:
ANALOG MULTIPLEXING SCHEME FOR DECISION FEEDBACK EQUALIZERS
98
Patent #:
Issue Dt:
02/18/2020
Application #:
16192097
Filing Dt:
11/15/2018
Publication #:
Pub Dt:
03/21/2019
Title:
SEMICONDUCTOR DEVICES
99
Patent #:
Issue Dt:
10/01/2019
Application #:
16192389
Filing Dt:
11/15/2018
Publication #:
Pub Dt:
05/02/2019
Title:
SYSTEMS AND METHODS FOR MAINTAINING REFRESH OPERATIONS OF MEMORY BANKS USING A SHARED ADDRESS PATH
100
Patent #:
Issue Dt:
07/02/2019
Application #:
16192509
Filing Dt:
12/10/2018
Publication #:
Pub Dt:
03/21/2019
Title:
SYSTEM AND METHOD FOR INDIVIDUAL ADDRESSING
Assignor
1
Exec Dt:
01/15/2019
Assignee
1
10 S. DEARBORN
7TH FLOOR
CHICAGO, ILLINOIS 60603
Correspondence name and address
MARCELA ROBLEDO
2475 HANOVER STREET
PALO ALTO, CA 94304

Search Results as of: 10/31/2024 07:20 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT