Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 031323/0896 | |
| Pages: | 3 |
| | Recorded: | 10/02/2013 | | |
| Attorney Dkt #: | 47408-US-PA |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
14037395
|
Filing Dt:
|
09/26/2013
|
|
Publication #:
|
|
Pub Dt:
|
03/26/2015
| | | | |
|
Title:
|
MICROPROCESSOR AND METHOD FOR USING AN INSTRUCTION LOOP CACHE THEREOF
|
|
|
Assignee
|
|
|
|
|
| 2F, NO.1, LI-HSIN FIRST ROAD, HSINCHU SCIENCE PARK, |
| HSIN-CHU CITY, TAIWAN 300 |
|
|
Correspondence name and address
|
| |
JIANQ CHYUN INTELLECTUAL PROPERTY OFFICE
|
| |
7F.-1, NO. 100, ROOSEVELT RD., SEC. 2,
|
| |
TAIPEI, 100 TAIWAN
|
Search Results as of:
09/24/2024 08:20 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
