Total properties:
52
|
|
Patent #:
|
|
Issue Dt:
|
|
Application #:
|
05097586
|
Filing Dt:
|
|
Title:
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/1978
|
Application #:
|
05792940
|
Filing Dt:
|
05/02/1977
|
Title:
|
PROGRAMMABLE WRITE-ONCE, READ-ONLY SEMICONDUCTOR MEMORY ARRAY WITH IMPROVED CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1978
|
Application #:
|
05799509
|
Filing Dt:
|
05/23/1977
|
Title:
|
PROGRAMMABLE ARRAY LOGIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1978
|
Application #:
|
05799509
|
Filing Dt:
|
05/23/1977
|
Title:
|
PROGRAMMABLE ARRAY LOGIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1978
|
Application #:
|
05799509
|
Filing Dt:
|
05/23/1977
|
Title:
|
PROGRAMMABLE ARRAY LOGIC CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/1979
|
Application #:
|
05805534
|
Filing Dt:
|
06/10/1977
|
Title:
|
LOW POWER WRITE-ONCE, READ-ONLY MEMORY ARRAY INCLUDING SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/1979
|
Application #:
|
05825648
|
Filing Dt:
|
08/18/1977
|
Title:
|
HIGH SPEED COMBINATORIAL DIGITAL MULTIPLIER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/1979
|
Application #:
|
05840827
|
Filing Dt:
|
10/11/1977
|
Title:
|
FIRST IN FIRST OUT (FIFO) MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/1980
|
Application #:
|
05926626
|
Filing Dt:
|
07/21/1978
|
Title:
|
FABRICATION OF HIGH RESISTIVITY SEMICONDUCTOR RESISTORS BY LON IMPLANA TATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/1980
|
Application #:
|
05926856
|
Filing Dt:
|
07/21/1978
|
Title:
|
LOW POWER WRITE-ONCE, READ-ONLY MEMORY ARRAY INCLUDING SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1980
|
Application #:
|
06024540
|
Filing Dt:
|
03/28/1979
|
Title:
|
MULTIPLIER/DIVIDER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1982
|
Application #:
|
06141321
|
Filing Dt:
|
04/18/1980
|
Title:
|
IMPROVED LATERAL PNP TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/1984
|
Application #:
|
06307044
|
Filing Dt:
|
09/30/1981
|
Title:
|
HIGH SPEED PROM DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/1984
|
Application #:
|
06420679
|
Filing Dt:
|
09/21/1982
|
Title:
|
DIAGNOSTIC CIRCUIT FOR DIGITAL SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/1985
|
Application #:
|
06473310
|
Filing Dt:
|
03/08/1983
|
Title:
|
NOVEL PROCESS FOR CONTROLLING THICKNESS OF DIE ATTACH ADHESIVE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1985
|
Application #:
|
06482121
|
Filing Dt:
|
04/05/1983
|
Title:
|
INTEGRATED CIRCUIT PACKAGE MAGAZINE AND RECEPTACLE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/10/1987
|
Application #:
|
06551735
|
Filing Dt:
|
11/10/1983
|
Title:
|
HIGH SPEED FIRST-IN-FIRST-OUT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1986
|
Application #:
|
06551736
|
Filing Dt:
|
11/10/1983
|
Title:
|
MEMORY CELL AND ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/1987
|
Application #:
|
06554474
|
Filing Dt:
|
11/22/1983
|
Title:
|
TTL BUFFER CIRCUIT INCORPORATING ACTIVE PULL-DOWN TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1986
|
Application #:
|
06562506
|
Filing Dt:
|
12/15/1983
|
Title:
|
HIGH CONDUCTANCE CIRCUIT FOR PROGRAMMABLE INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1986
|
Application #:
|
06564642
|
Filing Dt:
|
12/22/1983
|
Title:
|
SHORT DETECTOR FOR PROMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1985
|
Application #:
|
06575845
|
Filing Dt:
|
01/30/1984
|
Title:
|
PROGRAMMABLE ARRAY LOGIC CIRCUIT WITH SHARED PRODUCT TERMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1986
|
Application #:
|
06621536
|
Filing Dt:
|
06/18/1984
|
Title:
|
PROGRAMMABLE ARRAY LOGIC CIRCUIT WITH TESTING AND VERIFICATION CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1987
|
Application #:
|
06626377
|
Filing Dt:
|
06/29/1984
|
Title:
|
FAST AND GATE WITH PROGRAMMABLE OUTPUT POLARITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1987
|
Application #:
|
06627401
|
Filing Dt:
|
07/03/1984
|
Title:
|
CURRENT SOURCE WHICH SAVES POWER IN PROGRAMMABLE LOGIC ARRAY CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1987
|
Application #:
|
06633164
|
Filing Dt:
|
07/20/1984
|
Title:
|
PROGRAMMABLE ASYNCHRONOUS REGISTER INITIALIZATION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1986
|
Application #:
|
06635371
|
Filing Dt:
|
07/27/1984
|
Title:
|
METHOD OF MANUFACTURING CMOS DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/1987
|
Application #:
|
06635861
|
Filing Dt:
|
07/30/1984
|
Title:
|
SHORT DETECTOR FOR FUSIBLE LINK ARRAY USING A PAIR OF PARALLEL CONNECTED REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/1986
|
Application #:
|
06651192
|
Filing Dt:
|
09/14/1984
|
Title:
|
ETCHING PLASMA GENERATOR DIFFUSOR AND CAP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/1987
|
Application #:
|
06652352
|
Filing Dt:
|
09/18/1984
|
Title:
|
MULTIPLE PROGRAMMABLE INITIALIZE WORDS IN A PROGRAMMABLE READ ONLY MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1986
|
Application #:
|
06663806
|
Filing Dt:
|
10/22/1984
|
Title:
|
FUSIBLE LINK SHORT DETECTOR WITH ARRAY OF REFERENCE FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/1987
|
Application #:
|
06675379
|
Filing Dt:
|
11/27/1984
|
Title:
|
METHOD AND STRUCTURE FOR DISABLING AND REPLACING DEFECTIVE MEMORY IN A PROM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/1989
|
Application #:
|
06715141
|
Filing Dt:
|
03/22/1985
|
Title:
|
PROGRAMMABLE LOGIC ARRAY USING EMITTER-COUPLED LOGIC
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1987
|
Application #:
|
06715214
|
Filing Dt:
|
03/22/1985
|
Title:
|
OUTPUT CIRCUIT FOR A PROGRAMMABLE LOGIC ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/20/1987
|
Application #:
|
06741658
|
Filing Dt:
|
06/05/1985
|
Title:
|
SHORT DETECTOR FOR FUSIBLE LINK ARRAY USING SINGLE REFERENCE FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/1988
|
Application #:
|
06765038
|
Filing Dt:
|
08/12/1985
|
Title:
|
PROGRAMMABLE LOGIC ARRAY WITH ADDED ARRAY OF GATES AND ADDED OUTPUT ROUTING FLEXIBILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1988
|
Application #:
|
06780062
|
Filing Dt:
|
09/25/1985
|
Title:
|
ISOLATION AND SUBSTRATE CONNECTION FOR A BIPOLAR INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/1987
|
Application #:
|
06804192
|
Filing Dt:
|
12/03/1985
|
Title:
|
BUFFERED MILLER CURRENT COMPENSATING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1987
|
Application #:
|
06829260
|
Filing Dt:
|
02/14/1986
|
Title:
|
SHORT DETECTOR FOR PROMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1988
|
Application #:
|
06842505
|
Filing Dt:
|
03/21/1986
|
Title:
|
PROGRAMMABLE SYNCHRONOUS SEQUENTIAL STATE MACHINE OR SEQUENCER HAVING DECISION VARIABLE INPUT MAPPING CIRCUIT RESPONSIVE TO FEEDBACK SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/1989
|
Application #:
|
06852473
|
Filing Dt:
|
04/15/1986
|
Title:
|
FUSIBLE LINK STRUCTURE FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/1988
|
Application #:
|
06856926
|
Filing Dt:
|
04/28/1986
|
Title:
|
INTEGRATED CIRCUIT DIE-TO-LEAD FRAME INTERCONNECTION ASSEMBLY AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/1989
|
Application #:
|
06862081
|
Filing Dt:
|
05/12/1986
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY CONTROLLER WITH MULTIPLE INDEPENDENT CONTROL CHANNELS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1988
|
Application #:
|
06864185
|
Filing Dt:
|
05/16/1986
|
Title:
|
PROGRAMMABLE ARRAY LOGIC CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/1988
|
Application #:
|
06888559
|
Filing Dt:
|
07/22/1986
|
Title:
|
METHOD FOR FORMING A FUSE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/1988
|
Application #:
|
06891514
|
Filing Dt:
|
07/29/1986
|
Title:
|
MONOSTABLE LOGIC GATE IN A PROGRAMMABLE LOGIC ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1989
|
Application #:
|
06908059
|
Filing Dt:
|
09/16/1986
|
Title:
|
HIGH SPEED POINTER BASED FIRST-IN-FIRST-OUT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1989
|
Application #:
|
06908559
|
Filing Dt:
|
09/18/1986
|
Title:
|
FIFO MEMORY DEVICE INCLUDING CIRCUIT FOR GENERATING FLAG SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1988
|
Application #:
|
06938480
|
Filing Dt:
|
12/05/1986
|
Title:
|
EMITTER COUPLED LOGIC CIRCUIT HAVING FUSE PROGRAMMABLE LATCH/REGISTER BYPASS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/1989
|
Application #:
|
07043521
|
Filing Dt:
|
04/28/1987
|
Title:
|
FAST FLUSH FOR A FIRST-IN FIRST-OUT MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/1990
|
Application #:
|
07086323
|
Filing Dt:
|
08/17/1987
|
Title:
|
PERIPHERAL CONTROLLER FOR EXECUTING MULTIPLE EVENT-COUNT INSTRUCTIONS AND NONEVENT-COUNT INSTRUCTIONS IN A PRESCRIBED PARALLEL SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/20/1990
|
Application #:
|
07100802
|
Filing Dt:
|
09/24/1987
|
Title:
|
SPLIT ARRAY BINARY MULTIPLICATION
|
|