Total properties:
724
Page
3
of
8
Pages:
1 2 3 4 5 6 7 8
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
16184719
|
Filing Dt:
|
11/08/2018
|
Publication #:
|
|
Pub Dt:
|
03/28/2019
| | | | |
Title:
|
VIRTUAL GROUND SENSING CIRCUITRY AND RELATED DEVICES, SYSTEMS, AND METHODS FOR CROSSPOINT FERROELECTRIC MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2020
|
Application #:
|
16185161
|
Filing Dt:
|
11/09/2018
|
Publication #:
|
|
Pub Dt:
|
03/28/2019
| | | | |
Title:
|
METHODS FOR FORMING NARROW VERTICAL PILLARS AND INTEGRATED CIRCUIT DEVICES HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2021
|
Application #:
|
16185464
|
Filing Dt:
|
11/09/2018
|
Title:
|
SENSING AND TUNING FOR MEMORY DIE POWER MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
16186677
|
Filing Dt:
|
11/12/2018
|
Title:
|
APPARATUS AND METHODS FOR DISCHARGING CONTROL GATES AFTER PERFORMING AN ACCESS OPERATION ON A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2021
|
Application #:
|
16188432
|
Filing Dt:
|
11/13/2018
|
Title:
|
Integrated Assemblies Having Ferroelectric Transistors with Heterostructure Active Regions
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
16189387
|
Filing Dt:
|
11/13/2018
|
Publication #:
|
|
Pub Dt:
|
03/14/2019
| | | | |
Title:
|
Memory Systems and Memory Writing Methods
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2021
|
Application #:
|
16189697
|
Filing Dt:
|
11/13/2018
|
Title:
|
HIGH-RELIABILITY NON-VOLATILE MEMORY USING A VOTING MECHANISM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2020
|
Application #:
|
16190006
|
Filing Dt:
|
11/13/2018
|
Title:
|
STORING PARITY DATA MID STRIPE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
16190627
|
Filing Dt:
|
11/14/2018
|
Publication #:
|
|
Pub Dt:
|
04/04/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR TARGETED REFRESHING OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16191358
|
Filing Dt:
|
11/14/2018
|
Publication #:
|
|
Pub Dt:
|
03/14/2019
| | | | |
Title:
|
PACKAGED MICROELECTRONIC DEVICES AND METHODS FOR MANUFACTURING PACKAGED MICROELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2021
|
Application #:
|
16191364
|
Filing Dt:
|
11/14/2018
|
Publication #:
|
|
Pub Dt:
|
06/06/2019
| | | | |
Title:
|
LOGICAL BLOCK MAPPING BASED ON AN OFFSET
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2020
|
Application #:
|
16191428
|
Filing Dt:
|
11/14/2018
|
Title:
|
APPARATUSES AND METHOD FOR REDUCING ROW ADDRESS TO COLUMN ADDRESS DELAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2021
|
Application #:
|
16192068
|
Filing Dt:
|
11/15/2018
|
Title:
|
ADDRESS OBFUSCATION FOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2021
|
Application #:
|
16192462
|
Filing Dt:
|
11/15/2018
|
Publication #:
|
|
Pub Dt:
|
04/04/2019
| | | | |
Title:
|
Memory Arrays Comprising Memory Cells
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
16192536
|
Filing Dt:
|
11/15/2018
|
Publication #:
|
|
Pub Dt:
|
03/21/2019
| | | | |
Title:
|
INVERT OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/21/2020
|
Application #:
|
16193126
|
Filing Dt:
|
11/16/2018
|
Title:
|
TEMPERATURE CORRECTION IN MEMORY SUB-SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2021
|
Application #:
|
16193171
|
Filing Dt:
|
11/16/2018
|
Title:
|
READ RETRY WITH TARGETED AUTO READ CALIBRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2021
|
Application #:
|
16194722
|
Filing Dt:
|
11/19/2018
|
Title:
|
SENSOR FUSION TO DETERMINE RELIABILITY OF AUTONOMOUS VEHICLE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2020
|
Application #:
|
16194926
|
Filing Dt:
|
11/19/2018
|
Title:
|
METHODS OF FORMING A SEMICONDUCTOR DEVICE, AND RELATED SEMICONDUCTOR DEVICES AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2021
|
Application #:
|
16194946
|
Filing Dt:
|
11/19/2018
|
Title:
|
ELECTRONIC DEVICES COMPRISING A SOURCE BELOW
MEMORY CELLS AND RELATED SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2021
|
Application #:
|
16195018
|
Filing Dt:
|
11/19/2018
|
Title:
|
SYSTEMS, DEVICES, TECHNIQUES, AND METHODS FOR DATA MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2021
|
Application #:
|
16195045
|
Filing Dt:
|
11/19/2018
|
Title:
|
SYSTEMS, DEVICES, AND METHODS FOR DATA MIGRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2022
|
Application #:
|
16195071
|
Filing Dt:
|
11/19/2018
|
Title:
|
DATA MIGRATION FOR MEMORY OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16195127
|
Filing Dt:
|
11/19/2018
|
Title:
|
DATA MIGRATION DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2020
|
Application #:
|
16195743
|
Filing Dt:
|
11/19/2018
|
Title:
|
SCAN FREQUENCY MODULATION BASED ON MEMORY DENSITY OR BLOCK USAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
16196113
|
Filing Dt:
|
11/20/2018
|
Title:
|
MEMORY SUB-SYSTEM FOR PERFORMING WEAR-LEVELING ADJUSTMENTS BASED ON MEMORY COMPONENT ENDURANCE ESTIMATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2020
|
Application #:
|
16196545
|
Filing Dt:
|
11/20/2018
|
Title:
|
METHODS AND APPARATUSES FOR INDEPENDENT TUNING OF ON-DIE TERMINATION IMPEDANCES AND OUTPUT DRIVER IMPEDANCES, AND RELATED SEMICONDUCTOR DEVICES AND SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2021
|
Application #:
|
16198433
|
Filing Dt:
|
11/21/2018
|
Title:
|
APPARATUSES AND METHODS FOR A MULTI-BIT DUTY CYCLE MONITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2020
|
Application #:
|
16198493
|
Filing Dt:
|
11/21/2018
|
Title:
|
APPARATUSES AND METHODS FOR USING LOOK-AHEAD DUTY CYCLE CORRECTION TO DETERMINE DUTY CYCLE ADJUSTMENT VALUES WHILE A SEMICONDUCTOR DEVICE REMAINS IN OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2021
|
Application #:
|
16199773
|
Filing Dt:
|
11/26/2018
|
Publication #:
|
|
Pub Dt:
|
05/28/2020
| | | | |
Title:
|
ERROR CORRECTION BIT FLIPPING SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2020
|
Application #:
|
16200158
|
Filing Dt:
|
11/26/2018
|
Publication #:
|
|
Pub Dt:
|
05/28/2020
| | | | |
Title:
|
MEMORY ARRAYS AND METHODS USED IN FORMING A MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2021
|
Application #:
|
16201537
|
Filing Dt:
|
11/27/2018
|
Publication #:
|
|
Pub Dt:
|
05/28/2020
| | | | |
Title:
|
WRITE WIDTH ALIGNED STORAGE DEVICE BUFFER FLUSH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2021
|
Application #:
|
16202219
|
Filing Dt:
|
11/28/2018
|
Publication #:
|
|
Pub Dt:
|
05/28/2020
| | | | |
Title:
|
APPARATUS AND METHODS FOR MANAGING DATA STORAGE AMONG GROUPS OF MEMORY CELLS OF MULTIPLE RELIABILITY RANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2020
|
Application #:
|
16203200
|
Filing Dt:
|
11/28/2018
|
Publication #:
|
|
Pub Dt:
|
05/28/2020
| | | | |
Title:
|
Memory Arrays And Methods Used In Forming A Memory Array
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2019
|
Application #:
|
16203320
|
Filing Dt:
|
11/28/2018
|
Title:
|
SYSTEMS FOR GENERATING PROCESS, VOLTAGE, TEMPERATURE (PVT)-INDEPENDENT CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2021
|
Application #:
|
16204089
|
Filing Dt:
|
11/29/2018
|
Title:
|
TECHNIQUES USING NONVOLATILE MEMORY AND VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2021
|
Application #:
|
16204224
|
Filing Dt:
|
11/29/2018
|
Title:
|
MEMORY ARRAYS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2021
|
Application #:
|
16204656
|
Filing Dt:
|
11/29/2018
|
Title:
|
MEMORY DISABLEMENT FOR DATA SECURITY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2023
|
Application #:
|
16204811
|
Filing Dt:
|
11/29/2018
|
Title:
|
WEAR LEVELING FOR NON-VOLATILE MEMORY USING DATA WRITE COUNTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2021
|
Application #:
|
16205151
|
Filing Dt:
|
11/29/2018
|
Title:
|
HEAT SPREADERS FOR SEMICONDUCTOR DEVICES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2020
|
Application #:
|
16205450
|
Filing Dt:
|
11/30/2018
|
Title:
|
REDUCTION OF ZQ CALIBRATION TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16205755
|
Filing Dt:
|
11/30/2018
|
Title:
|
APPARATUS AND METHODS FOR SERIALIZING DATA OUTPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2020
|
Application #:
|
16205953
|
Filing Dt:
|
11/30/2018
|
Title:
|
LEAKAGE CURRENT REDUCTION IN ELECTRONIC DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2021
|
Application #:
|
16205980
|
Filing Dt:
|
11/30/2018
|
Title:
|
REFRESH COMMAND MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2020
|
Application #:
|
16205999
|
Filing Dt:
|
11/30/2018
|
Title:
|
PER CURSOR LOGICAL UNIT NUMBER SEQUENCING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2020
|
Application #:
|
16206006
|
Filing Dt:
|
11/30/2018
|
Title:
|
VERTICAL DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16207341
|
Filing Dt:
|
12/03/2018
|
Title:
|
RESPONDING TO POWER LOSS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2020
|
Application #:
|
16207422
|
Filing Dt:
|
12/03/2018
|
Publication #:
|
|
Pub Dt:
|
04/18/2019
| | | | |
Title:
|
SEMICONDUCTOR PITCH PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16208065
|
Filing Dt:
|
12/03/2018
|
Title:
|
Integrated Assemblies Which Include Metal-Containing Interconnects to Active-Region Pillars, and Methods of Forming Integrated Assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
16208165
|
Filing Dt:
|
12/03/2018
|
Title:
|
ENHANCED FLUSH TRANSFER EFFICIENCY VIA FLUSH PREDICTION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
16208241
|
Filing Dt:
|
12/03/2018
|
Publication #:
|
|
Pub Dt:
|
04/18/2019
| | | | |
Title:
|
PROCESSING IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2023
|
Application #:
|
16208319
|
Filing Dt:
|
12/03/2018
|
Title:
|
ESTIMATING THE TEMPERATURE OF A MEMORY SUB-SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2020
|
Application #:
|
16208499
|
Filing Dt:
|
12/03/2018
|
Title:
|
MANAGING REDUNDANCY CONTEXTS IN STORAGE DEVICES USING EVICTION AND RESTORATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2020
|
Application #:
|
16208766
|
Filing Dt:
|
12/04/2018
|
Title:
|
ANTENNA FORMATION BY INTEGRATED METAL LAYER OR REDISTRIBUTION LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
16209007
|
Filing Dt:
|
12/04/2018
|
Title:
|
SELECTIVE RELOCATION OF DATA OF A SUBSET OF A DATA BLOCK BASED ON DISTRIBUTION OF RELIABILITY STATISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
16209352
|
Filing Dt:
|
12/04/2018
|
Title:
|
PERFORMING A TEST OF MEMORY COMPONENTS WITH FAULT TOLERANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2021
|
Application #:
|
16209393
|
Filing Dt:
|
12/04/2018
|
Title:
|
ALLOCATION OF TEST RESOURCES TO PERFORM A TEST OF MEMORY COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16209495
|
Filing Dt:
|
12/04/2018
|
Title:
|
ASYMMETRIC SOURCE/DRAIN REGIONS OF TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2021
|
Application #:
|
16210605
|
Filing Dt:
|
12/05/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
Processors with Security Levels Adjustable per Applications
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2022
|
Application #:
|
16210609
|
Filing Dt:
|
12/05/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
Protection Against Timing-Based Security Attacks By Randomly Adjusting Reorder Buffer Capacity
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2021
|
Application #:
|
16210730
|
Filing Dt:
|
12/05/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
NAND DEVICE MIXED PARITY MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2021
|
Application #:
|
16211029
|
Filing Dt:
|
12/05/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
METHODS AND APPARATUS FOR INCENTIVIZING PARTICIPATION IN FOG NETWORKS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2021
|
Application #:
|
16211980
|
Filing Dt:
|
12/06/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
DIRECT-INPUT REDUNDANCY SCHEME WITH DEDICATED ERROR CORRECTION CODE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2021
|
Application #:
|
16212017
|
Filing Dt:
|
12/06/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
DIRECT-INPUT REDUNDANCY SCHEME WITH ADAPTIVE SYNDROME DECODER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2020
|
Application #:
|
16212418
|
Filing Dt:
|
12/06/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
APPARATUSES INCLUDING 3D MEMORY ARRAYS, METHODS OF FORMING THE APPARATUSES, AND RELATED ELECTRONIC SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2021
|
Application #:
|
16212981
|
Filing Dt:
|
12/07/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
Memory Circuitry And Methods Of Forming Memory Circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16213172
|
Filing Dt:
|
12/07/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
Integrated Assemblies Having Body Contact Regions Proximate Transistor Body Regions; and Methods Utilizing Bowl Etches During Fabrication of Integrated Assemblies
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16213257
|
Filing Dt:
|
12/07/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
Integrated Assemblies Comprising Vertically-Stacked Decks of Memory Arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16213362
|
Filing Dt:
|
12/07/2018
|
Title:
|
Integrated Assemblies Comprising Redundant Wiring Routes, and Integrated Circuit Decks Having Openings Extending Therethrough
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16213720
|
Filing Dt:
|
12/07/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
MEMORY CIRCUIT PACKAGE WITH ADJUSTABLE ACTIVE CHANNEL COUNT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2020
|
Application #:
|
16214007
|
Filing Dt:
|
12/07/2018
|
Title:
|
MEMORY DEVICES WITH CONTROLLED WORDLINE RAMP RATES, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2020
|
Application #:
|
16214326
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
READ WINDOW BUDGET BASED DYNAMIC PROGRAM STEP CHARACTERISTIC ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2020
|
Application #:
|
16214349
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
LEVEL WIDTH BASED DYNAMIC PROGRAM STEP CHARACTERISTIC ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2021
|
Application #:
|
16214373
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
ADJUSTING PROGRAM EFFECTIVE TIME USING PROGRAM STEP CHARACTERISTICS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
16214419
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
TRIGGER MARGIN BASED DYNAMIC PROGRAM STEP CHARACTERISTIC ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2021
|
Application #:
|
16214420
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
BIT ERROR RATE BASED DYNAMIC PROGRAM STEP CHARACTERISTIC ADJUSTMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
16215122
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
04/11/2019
| | | | |
Title:
|
APPARATUSES AND METHODS FOR PERFORMING CORNER TURN OPERATIONS USING SENSING CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2021
|
Application #:
|
16215248
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
MANAGEMENT OF CORRUPTIVE READ IN MEMORY SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2021
|
Application #:
|
16215267
|
Filing Dt:
|
12/10/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
DEFECT DETECTION IN MEMORIES WITH TIME-VARYING BIT ERROR RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16215929
|
Filing Dt:
|
12/11/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
MICROELECTRONIC DEVICES INCLUDING CAPACITOR
STRUCTURES AND METHODS OF FORMING MICROELECTRONIC
DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2022
|
Application #:
|
16216088
|
Filing Dt:
|
12/11/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
SEMICONDUCTOR DEVICES AND ELECTRONIC SYSTEMS INCLUDING AN ETCH STOP MATERIAL, AND RELATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2021
|
Application #:
|
16216532
|
Filing Dt:
|
12/11/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
MEMORY DATA SECURITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2020
|
Application #:
|
16216894
|
Filing Dt:
|
12/11/2018
|
Publication #:
|
|
Pub Dt:
|
06/11/2020
| | | | |
Title:
|
PHASE CHARGE SHARING REDUCTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16218029
|
Filing Dt:
|
12/12/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
DUAL THERMOELECTRIC COMPONENT APPARATUS WITH THERMAL TRANSFER COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2021
|
Application #:
|
16218038
|
Filing Dt:
|
12/12/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
THERMAL CHAMBER FOR A THERMAL CONTROL COMPONENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2021
|
Application #:
|
16218267
|
Filing Dt:
|
12/12/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
MULTIPLE ALGORITHMIC PATTERN GENERATOR TESTING OF A MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/26/2020
|
Application #:
|
16218889
|
Filing Dt:
|
12/13/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
3D STACKED INTEGRATED CIRCUITS HAVING FAILURE MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2020
|
Application #:
|
16218901
|
Filing Dt:
|
12/13/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
3D STACKED INTEGRATED CIRCUITS HAVING FUNCTIONAL BLOCKS CONFIGURED TO PROVIDE REDUNDANCY SITES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2021
|
Application #:
|
16219218
|
Filing Dt:
|
12/13/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
HOST CLOCK EFFECTIVE DELAY RANGE EXTENSION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
16219292
|
Filing Dt:
|
12/13/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
AUTOMATED POWER DOWN BASED ON STATE OF FIRMWARE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/13/2021
|
Application #:
|
16219368
|
Filing Dt:
|
12/13/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
CONTROLLER STRUCTURAL TESTING WITH AUTOMATED TEST VECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2021
|
Application #:
|
16220608
|
Filing Dt:
|
12/14/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
MAPPING TABLE COMPRESSION USING A RUN LENGTH ENCODING ALGORITHM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
16220646
|
Filing Dt:
|
12/14/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
KEY-VALUE STORE USING JOURNALING WITH SELECTIVE DATA STORAGE FORMAT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2021
|
Application #:
|
16220729
|
Filing Dt:
|
12/14/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
KEY-VALUE STORE TREE WITH SELECTIVE USE OF KEY PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16220742
|
Filing Dt:
|
12/14/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
REFRESH-RELATED ACTIVATION IN MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2020
|
Application #:
|
16221765
|
Filing Dt:
|
12/17/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
METHODS FOR DETERMINING DATA STATES OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
16221987
|
Filing Dt:
|
12/17/2018
|
Title:
|
LOW-VOLTAGE BIAS GENERATOR BASED ON HIGH-VOLTAGE SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2020
|
Application #:
|
16222041
|
Filing Dt:
|
12/17/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
STAGE PROTECTION IN MULTI-STAGE CHARGE PUMPS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16222204
|
Filing Dt:
|
12/17/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
MANAGEMENT OF TEST RESOURCES TO PERFORM RELIABILITY TESTING OF MEMORY COMPONENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2021
|
Application #:
|
16222295
|
Filing Dt:
|
12/17/2018
|
Publication #:
|
|
Pub Dt:
|
06/18/2020
| | | | |
Title:
|
MULTI-DIMENSIONAL USAGE SPACE TESTING OF MEMORY COMPONENTS
|
|