Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 013502/0905 | |
| Pages: | 4 |
| | Recorded: | 11/18/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10251664
|
Filing Dt:
|
09/19/2002
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
|
Title:
|
SELF-ALIGNED SPLIT-GATE NAND FLASH MEMORY AND FABRICATION PROCESS
|
|
|
Assignee
|
|
|
|
|
| 2F, NO. 9, INDUSTRY E RD. IV |
| SCIENCE-BASED INDUSTRIAL PARK |
| HSINCHU, TAIWAN |
|
|
Correspondence name and address
|
| |
DORSEY & WHITNEY LLP
|
| |
EDWARD S. WRIGHT, ESQ.
|
| |
FOUR EMBARCADERO CENTER, SUITE 3400
|
| |
SAN FRANCISCO, CALIFORNIA 94111-4187
|
Search Results as of:
09/25/2024 11:58 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
