|
Total properties:
25
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
08949122
|
Filing Dt:
|
10/10/1997
|
|
Title:
|
METHOD AND APPARATUS FOR MANIFOLD ARRAY PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09169072
|
Filing Dt:
|
10/09/1998
|
|
Title:
|
MERGED ARRAY CONTROLLER AND PROCESSING ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09169255
|
Filing Dt:
|
10/09/1998
|
|
Title:
|
METHODS AND APPARATUS FOR DYNAMIC INSTRUCTION CONTROLLED RECONFIGURATION REGISTER FILE WITH EXTENDED PRECISION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09187539
|
Filing Dt:
|
11/06/1998
|
|
Title:
|
METHODS AND APPARATUS FOR EFFICIENT SYNCHRONOUS MIMD OPERATIONS WITH IVLIW PE-TO-PE COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09205588
|
Filing Dt:
|
12/04/1998
|
|
Title:
|
METHODS AND APPARATUS FOR DYNAMIC VERY LONG INSTRUCTION WORD SUB-INSTRUCTION SELECTION FOR EXECUTION TIME PARALLELISM IN AN INDIRECT VERY LONG INSTRUCTION WORD PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
09215081
|
Filing Dt:
|
12/18/1998
|
|
Title:
|
METHODS AND APPARTUS FOR SCALABLE INSTRUCTION SET ARCHITECTURE WITH DYNAMIC COMPACT INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2001
|
Application #:
|
09228374
|
Filing Dt:
|
01/12/1999
|
|
Title:
|
METHODS AND APPARATUS TO DYNAMICALLY RECONFIGURE THE INSTRUCTION PIPELINE OF AN INDIRECT VERY LONG INSTRUCTION WORD SCALABLE PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09238446
|
Filing Dt:
|
01/28/1999
|
|
Title:
|
METHODS AND APPARATUS TO SUPPORT CONDITIONAL EXECUTION IN A VLIW-BASED ARRAY PROCESSOR WITH SUBWORD EXECUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09267570
|
Filing Dt:
|
03/12/1999
|
|
Title:
|
REGISTER FILE INDEXING METHODS AND APPARATUS FOR PROVIDING INDIRECT CONTROL OF REGISTER ADDRESSING IN A VLIW PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
09337839
|
Filing Dt:
|
06/22/1999
|
|
Publication #:
|
|
Pub Dt:
|
05/08/2003
| | | | |
|
Title:
|
EFFICIENT COMPLEX MULTIPLICATION AND FAST FOURIER TRANSFORM (FFT) IMPLEMENTATION ON THE MANARRAY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09350191
|
Filing Dt:
|
07/09/1999
|
|
Title:
|
METHODS AND APPARATUS FOR INSTRUCTION ADDRESSING IN INDIRECT VLIW PROCESSORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/2002
|
Application #:
|
09422015
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
METHODS AND APPARATUS FOR ABBREVIATED INSTRUCTION SETS ADAPTABLE TO CONFIGURABLE PROCESSOR ARCHITECTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09432705
|
Filing Dt:
|
11/02/1999
|
|
Title:
|
METHODS AND APPARATUS FOR IMPROVED MOTION ESTIMATION FOR VIDEO ENCODING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09596103
|
Filing Dt:
|
06/16/2000
|
|
Title:
|
ACCESSING TABLES IN MEMORY BANKS USING LOAD AND STORE ADDRESS GENERATORS SHARING STORE READ PORT OF COMPUTE REGISTER FILE SEPARATED FROM ADDRESS REGISTER FILE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2003
|
Application #:
|
09598084
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
METHODS AND APPARATUS FOR ESTABLISHING PORT PRIORITY FUNCTIONS IN A VLIW PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
09598558
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING MANIFOLD ARRAY (MANARRAY) PROGRAM CONTEXT SWITCH WITH ARRAY RECONFIGURABLE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2003
|
Application #:
|
09598564
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
METHODS AND APPARATUS FOR INITIATING AND RESYSNCHRONIZING MULTI-CYCLE SIMD INSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2004
|
Application #:
|
09598566
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
SPECIFYING DIFFERENT TYPE GENERALIZED EVENT AND ACTION PAIR IN A PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/2004
|
Application #:
|
09598567
|
Filing Dt:
|
06/21/2000
|
|
Title:
|
METHODS AND APPARATUS FOR IMPROVED EFFICIENCY IN PIPELINE SIMULATION AND EMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
09599980
|
Filing Dt:
|
06/22/2000
|
|
Title:
|
CONSTRUCTING DATABASE REPRESENTING MANIFOLD ARRAY ARCHITECTURE INSTRUCTION SET FOR USE IN SUPPORT TOOL CODE CREATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/22/2004
|
Application #:
|
09711218
|
Filing Dt:
|
11/09/2000
|
|
Title:
|
METHODS AND APPARATUS FOR EFFICIENT COSINE TRANSFORM IMPLEMENTATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2004
|
Application #:
|
09747056
|
Filing Dt:
|
12/22/2000
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR LOADING A VERY LONG INSTRUCTION WORD MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
09791256
|
Filing Dt:
|
02/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2001
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR SCALABLE ARRAY PROCESSOR INTERRUPT DETECTION AND RESPONSE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
09791940
|
Filing Dt:
|
02/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2002
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR PROVIDING BIT-REVERSAL AND MULTICAST FUNCTIONS UTILIZING DMA CONTROLLER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2003
|
Application #:
|
UNAVAILABLE
|
Filing Dt:
|
12/03/2001
|
|
Title:
|
CYMBAL SYSTEM
|
|
