Total properties:
54
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08610992
|
Filing Dt:
|
03/05/1996
|
Title:
|
DUAL-ADDRESSED RECTIFIER STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
08863156
|
Filing Dt:
|
05/27/1997
|
Title:
|
DUAL-ADDRESSED RECTIFIER STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09290721
|
Filing Dt:
|
04/12/1999
|
Title:
|
DEVICE AND METHOD FOR REDUCING PIRACY OF DIGITIZED INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
09821182
|
Filing Dt:
|
03/29/2001
|
Title:
|
DUAL-ADDRESSED RECTIFIER STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
09887201
|
Filing Dt:
|
06/22/2001
|
Publication #:
|
|
Pub Dt:
|
12/25/2003
| | | | |
Title:
|
LOW COST HIGH DENSITY RECTIFIER MATRIX MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2003
|
Application #:
|
09965622
|
Filing Dt:
|
09/27/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
FABRICATION OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10411594
|
Filing Dt:
|
04/10/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
ERROR CORRECTING MEMORY ACCESS MEANS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10459699
|
Filing Dt:
|
06/11/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
FABRICATION OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/20/2008
|
Application #:
|
10913218
|
Filing Dt:
|
08/06/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SCR MATRIX STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2008
|
Application #:
|
11229941
|
Filing Dt:
|
09/19/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
LOW COST HIGH DENSITY RECTIFIER MATRIX MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11341953
|
Filing Dt:
|
01/27/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
TOPOGRAPHY TRANSFER METHOD WITH ASPECT RATIO SCALING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2012
|
Application #:
|
11541354
|
Filing Dt:
|
09/29/2006
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
Title:
|
ERROR CORRECTING MEMORY ACCESS MEANS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11655470
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/24/2007
| | | | |
Title:
|
FABRICATION OF SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2010
|
Application #:
|
11707739
|
Filing Dt:
|
02/15/2007
|
Publication #:
|
|
Pub Dt:
|
10/25/2007
| | | | |
Title:
|
NANO-VACUUM-TUBES AND THEIR APPLICATION IN STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11729322
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
10/04/2007
| | | | |
Title:
|
MEMORY ARRAY WITH READOUT ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11729323
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
10/18/2007
| | | | |
Title:
|
MEMORY ARRAY WITH READOUT ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2009
|
Application #:
|
11729423
|
Filing Dt:
|
03/28/2007
|
Publication #:
|
|
Pub Dt:
|
11/01/2007
| | | | |
Title:
|
MEMORY ARRAY WITH READOUT ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
11780220
|
Filing Dt:
|
07/19/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
DUAL-ADDRESSED RECTIFIER STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2010
|
Application #:
|
11780909
|
Filing Dt:
|
07/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
LOW COST HIGH DENSITY RECTIFIER MATRIX MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11780916
|
Filing Dt:
|
07/20/2007
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
Title:
|
LOW COST HIGH DENSITY RECTIFIER MATRIX MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11926778
|
Filing Dt:
|
10/29/2007
|
Publication #:
|
|
Pub Dt:
|
04/30/2009
| | | | |
Title:
|
NON-LINEAR CONDUCTOR MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2010
|
Application #:
|
12107500
|
Filing Dt:
|
04/22/2008
|
Publication #:
|
|
Pub Dt:
|
11/27/2008
| | | | |
Title:
|
SCR MATRIX STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2011
|
Application #:
|
12265456
|
Filing Dt:
|
11/05/2008
|
Publication #:
|
|
Pub Dt:
|
09/10/2009
| | | | |
Title:
|
LOW COST, HIGH-DENSITY RECTIFIER MATRIX MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2011
|
Application #:
|
12339696
|
Filing Dt:
|
12/19/2008
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
FIELD-EMITTER-BASED MEMORY ARRAY WITH PHASE-CHANGE STORAGE DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12395071
|
Filing Dt:
|
02/27/2009
|
Publication #:
|
|
Pub Dt:
|
09/03/2009
| | | | |
Title:
|
DIAGONAL CONNECTION STORAGE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2013
|
Application #:
|
12417245
|
Filing Dt:
|
04/02/2009
|
Publication #:
|
|
Pub Dt:
|
10/15/2009
| | | | |
Title:
|
LOW-COMPLEXITY ELECTRONIC CIRCUITS AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2013
|
Application #:
|
12543086
|
Filing Dt:
|
08/18/2009
|
Publication #:
|
|
Pub Dt:
|
02/25/2010
| | | | |
Title:
|
METHOD FOR FORMING SELF-ALIGNED PHASE-CHANGE SEMICONDUCTOR DIODE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12575055
|
Filing Dt:
|
10/07/2009
|
Publication #:
|
|
Pub Dt:
|
04/08/2010
| | | | |
Title:
|
SEQUENCING DECODER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2011
|
Application #:
|
12633171
|
Filing Dt:
|
12/08/2009
|
Publication #:
|
|
Pub Dt:
|
06/17/2010
| | | | |
Title:
|
SCR MATRIX STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2012
|
Application #:
|
12639599
|
Filing Dt:
|
12/16/2009
|
Publication #:
|
|
Pub Dt:
|
06/24/2010
| | | | |
Title:
|
METHODS AND APPARATUS FOR DISABLING A MEMORY-ARRAY PORTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2014
|
Application #:
|
12720843
|
Filing Dt:
|
03/10/2010
|
Publication #:
|
|
Pub Dt:
|
09/16/2010
| | | | |
Title:
|
VERTICAL SWITCH THREE-DIMENSIONAL MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2011
|
Application #:
|
12827545
|
Filing Dt:
|
06/30/2010
|
Title:
|
BIPOLAR-MOS DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/22/2013
|
Application #:
|
12898205
|
Filing Dt:
|
10/05/2010
|
Publication #:
|
|
Pub Dt:
|
01/27/2011
| | | | |
Title:
|
LOW COST HIGH DENSITY RECTIFIER MATRIX MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
12925934
|
Filing Dt:
|
11/02/2010
|
Publication #:
|
|
Pub Dt:
|
05/05/2011
| | | | |
Title:
|
Diagonally accessed memory array circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2012
|
Application #:
|
13065755
|
Filing Dt:
|
03/29/2011
|
Publication #:
|
|
Pub Dt:
|
07/21/2011
| | | | |
Title:
|
LOW-COST HIGH-DENSITY RECTIFIER MATRIX MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2015
|
Application #:
|
13135235
|
Filing Dt:
|
06/29/2011
|
Title:
|
MEANS AND METHOD FOR OPERATING A RESISTIVE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2013
|
Application #:
|
13199328
|
Filing Dt:
|
08/26/2011
|
Publication #:
|
|
Pub Dt:
|
03/01/2012
| | | | |
Title:
|
RAM MEMORY DEVICE WITH NAND TYPE INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2013
|
Application #:
|
13199437
|
Filing Dt:
|
08/30/2011
|
Title:
|
UNIFIED SWITCH ARRAY FOR MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
13200909
|
Filing Dt:
|
10/04/2011
|
Publication #:
|
|
Pub Dt:
|
04/19/2012
| | | | |
Title:
|
Multiple sector parallel access memory array with error correction
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2013
|
Application #:
|
13267985
|
Filing Dt:
|
10/07/2011
|
Publication #:
|
|
Pub Dt:
|
04/12/2012
| | | | |
Title:
|
BIPOLAR-MOS DRIVER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13373205
|
Filing Dt:
|
11/08/2011
|
Title:
|
PINCHED CENTER RESISTIVE CHANGE MEMORY CELL
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13385371
|
Filing Dt:
|
02/15/2012
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
Current steering element formation for memory arrays
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2013
|
Application #:
|
13692638
|
Filing Dt:
|
12/03/2012
|
Publication #:
|
|
Pub Dt:
|
05/09/2013
| | | | |
Title:
|
LOW-COMPLEXITY ELECTRONIC CIRCUIT AND METHODS OF FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13707895
|
Filing Dt:
|
12/07/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
EMBEDDED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13714499
|
Filing Dt:
|
12/14/2012
|
Publication #:
|
|
Pub Dt:
|
06/12/2014
| | | | |
Title:
|
Bipolar-MOS Memory Circuit
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2015
|
Application #:
|
14078769
|
Filing Dt:
|
11/13/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
SOLID STATE DEVICES HAVING FINE PITCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2016
|
Application #:
|
14282444
|
Filing Dt:
|
05/20/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
VERTICAL SWITCH THREE-DIMENSIONAL MEMORY ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14283714
|
Filing Dt:
|
05/21/2014
|
Publication #:
|
|
Pub Dt:
|
11/06/2014
| | | | |
Title:
|
PINCHED CENTER RESISTIVE CHANGE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14306801
|
Filing Dt:
|
06/17/2014
|
Publication #:
|
|
Pub Dt:
|
11/13/2014
| | | | |
Title:
|
EMBEDDED NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14561679
|
Filing Dt:
|
12/05/2014
|
Publication #:
|
|
Pub Dt:
|
01/14/2016
| | | | |
Title:
|
MULTIPLE BIT PER CELL DUAL-ALLOY GST MEMORY ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14576909
|
Filing Dt:
|
12/19/2014
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
OPERATING A RESISTIVE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2016
|
Application #:
|
14616128
|
Filing Dt:
|
02/06/2015
|
Publication #:
|
|
Pub Dt:
|
06/04/2015
| | | | |
Title:
|
SOLID STATE DEVICES HAVING FINE PITCH STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14628925
|
Filing Dt:
|
02/23/2015
|
Publication #:
|
|
Pub Dt:
|
06/18/2015
| | | | |
Title:
|
BIPOLAR-MOS MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/24/2016
|
Application #:
|
14635532
|
Filing Dt:
|
03/02/2015
|
Title:
|
CONTROLLING COUPLING IN LARGE CROSS-POINT MEMORY ARRAYS
|
|