skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:039617/0915   Pages: 8
Recorded: 09/01/2016
Attorney Dkt #:5324-0004
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 13
1
Patent #:
Issue Dt:
05/24/2005
Application #:
09866563
Filing Dt:
05/25/2001
Publication #:
Pub Dt:
11/28/2002
Title:
ELECTRONIC ISOLATOR
2
Patent #:
NONE
Issue Dt:
Application #:
10871157
Filing Dt:
06/18/2004
Publication #:
Pub Dt:
01/27/2005
Title:
System for crosstalk noise reduction on twisted pair, ethernet, polyphase and shielded wire systems
3
Patent #:
Issue Dt:
08/25/2009
Application #:
10898006
Filing Dt:
07/23/2004
Publication #:
Pub Dt:
03/24/2005
Title:
LOW DISTORTION DIGITAL TO ANALOG CONVERTER AND DIGITAL SIGNAL SYNTHESIZER SYSTEMS
4
Patent #:
Issue Dt:
09/30/2008
Application #:
10933825
Filing Dt:
09/02/2004
Publication #:
Pub Dt:
03/17/2005
Title:
COMMON MODE TRANSMISSION LINE TERMINATION
5
Patent #:
Issue Dt:
09/02/2008
Application #:
11112426
Filing Dt:
04/21/2005
Publication #:
Pub Dt:
09/01/2005
Title:
ELECTRONIC ISOLATOR
6
Patent #:
Issue Dt:
12/25/2007
Application #:
11206638
Filing Dt:
08/17/2005
Publication #:
Pub Dt:
03/02/2006
Title:
ENHANCED TIMING MARGIN MEMORY INTERFACE
7
Patent #:
NONE
Issue Dt:
Application #:
11420214
Filing Dt:
05/24/2006
Publication #:
Pub Dt:
12/21/2006
Title:
TRANSFORMER COUPLED CLOCK INTERFACE CIRCUIT FOR MEMORY MODULES
8
Patent #:
Issue Dt:
08/21/2007
Application #:
11420454
Filing Dt:
05/25/2006
Publication #:
Pub Dt:
12/14/2006
Title:
CONTROL SIGNAL INTERFACE CIRCUIT FOR COMPUTER MEMORY MODULES
9
Patent #:
NONE
Issue Dt:
Application #:
11425978
Filing Dt:
06/22/2006
Publication #:
Pub Dt:
12/28/2006
Title:
POINT-OF-LOAD POWER CONDITIONING FOR MEMORY MODULES
10
Patent #:
Issue Dt:
04/01/2008
Application #:
11557425
Filing Dt:
11/07/2006
Publication #:
Pub Dt:
08/23/2007
Title:
VARIABLE PASSIVE COMPONENTS WITH HIGH RESOLUTION VALUE SELECTION AND CONTROL
11
Patent #:
Issue Dt:
04/28/2009
Application #:
12060044
Filing Dt:
03/31/2008
Publication #:
Pub Dt:
07/31/2008
Title:
VARIABLE PASSIVE COMPONENTS WITH HIGH RESOLUTION VALUE SELECTION AND CONTROL
12
Patent #:
NONE
Issue Dt:
Application #:
12193159
Filing Dt:
08/18/2008
Publication #:
Pub Dt:
03/05/2009
Title:
ELECTRONIC ISOLATOR
13
Patent #:
NONE
Issue Dt:
Application #:
12207447
Filing Dt:
09/09/2008
Publication #:
Pub Dt:
03/12/2009
Title:
COMMON MODE TRANSMISSION LINE TERMINATION
Assignor
1
Exec Dt:
08/31/2016
Assignee
1
10880 WILSHIRE BLVD., 19TH FLOOR
C/O SANFORD L. MICHELMAN
LOS ANGELES, CALIFORNIA 90024
Correspondence name and address
JOSEPH J. MELLEMA
17901 VON KARMAN AVENUE, 10TH FLOOR
IRVINE, CA 92614

Search Results as of: 09/28/2024 08:46 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT