Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 017176/0916 | |
| Pages: | 38 |
| | Recorded: | 11/04/2005 | | |
Conveyance: | RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
8
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10002607
|
Filing Dt:
|
10/30/2001
|
Publication #:
|
|
Pub Dt:
|
11/28/2002
| | | | |
Title:
|
COMMON SOURCE EEPROM AND FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10162120
|
Filing Dt:
|
06/03/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR INTEGRATED CIRCUIT DESIGN WITH LIBRARY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10162123
|
Filing Dt:
|
06/03/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR INTEGRATED CIRCUIT DESIGN WITH A SOFTWARE TOOL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10162536
|
Filing Dt:
|
06/03/2002
|
Publication #:
|
|
Pub Dt:
|
01/30/2003
| | | | |
Title:
|
METHOD AND APPARATUS FOR DESIGN OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2004
|
Application #:
|
10245794
|
Filing Dt:
|
09/16/2002
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
INTEGRATED CIRCUIT HAVING A REDUCED SPACING BETWEEN A BUS AND ADJACENT CIRCUITRY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10247767
|
Filing Dt:
|
09/18/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
CONTROL CIRCUITRY FOR A NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10419050
|
Filing Dt:
|
04/16/2003
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
CIRCUITRY TO PROVIDE A LOW POWER INPUT BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10609006
|
Filing Dt:
|
06/26/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
CIRCUITRY AND METHOD TO PROVIDE A HIGH SPEED COMPARATOR FOR AN INPUT STAGE OF A LOW-VOLTAGE DIFFERENTIAL SIGNAL RECEIVER CIRCUIT
|
|
Assignee
|
|
|
1332 ORLEANS DRIVE |
SUNNYVALE, CALIFORNIA 94089 |
|
Correspondence name and address
|
|
SILICON VALLEY BANK
|
|
LOAN COLLATERAL HF154
|
|
3003 TASMAN DRIVE
|
|
SANTA CLARA, CA 95054
|
Search Results as of:
09/21/2024 07:57 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|