skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:070298/0922   Pages: 4
Recorded: 02/23/2025
Attorney Dkt #:TENSG001
Conveyance: CHANGE OF NAME (SEE DOCUMENT FOR DETAILS).
Total properties: 39
1
Patent #:
NONE
Issue Dt:
Application #:
15945454
Filing Dt:
04/04/2018
Publication #:
Pub Dt:
10/11/2018
Title:
CONDITIONAL GRAPH EXECUTION BASED ON PRIOR SIMPLIFIED GRAPH EXECUTION
2
Patent #:
Issue Dt:
10/27/2020
Application #:
15963315
Filing Dt:
04/26/2018
Publication #:
Pub Dt:
11/01/2018
Title:
PROCESSING CORE WITH METADATA ACTUATED CONDITIONAL GRAPH EXECUTION
3
Patent #:
Issue Dt:
06/11/2019
Application #:
15975930
Filing Dt:
05/10/2018
Publication #:
Pub Dt:
11/15/2018
Title:
PROCESSING CORE WITH OPERATION SUPPRESSION BASED ON CONTRIBUTION ESTIMATE
4
Patent #:
Issue Dt:
09/07/2021
Application #:
16153991
Filing Dt:
10/08/2018
Publication #:
Pub Dt:
02/14/2019
Title:
PROCESSING CORE WITH METADATA ACTUATED CONDITIONAL GRAPH EXECUTION
5
Patent #:
Issue Dt:
03/10/2020
Application #:
16416749
Filing Dt:
05/20/2019
Publication #:
Pub Dt:
09/05/2019
Title:
PROCESSING CORE WITH OPERATION SUPPRESSION BASED ON CONTRIBUTION ESTIMATE
6
Patent #:
Issue Dt:
05/05/2020
Application #:
16434065
Filing Dt:
06/06/2019
Publication #:
Pub Dt:
12/12/2019
Title:
PROCESSING CORE DATA COMPRESSION AND STORAGE SYSTEM
7
Patent #:
Issue Dt:
05/18/2021
Application #:
16573728
Filing Dt:
09/17/2019
Publication #:
Pub Dt:
04/02/2020
Title:
PROCESSING CORE WITH DATA ASSOCIATIVE ADAPTIVE ROUNDING
8
Patent #:
Issue Dt:
04/12/2022
Application #:
16788069
Filing Dt:
02/11/2020
Publication #:
Pub Dt:
06/04/2020
Title:
PROCESSING CORE WITH OPERATION SUPPRESSION BASED ON CONTRIBUTION ESTIMATE
9
Patent #:
Issue Dt:
03/02/2021
Application #:
16851943
Filing Dt:
04/17/2020
Publication #:
Pub Dt:
07/30/2020
Title:
PROCESSING CORE DATA COMPRESSION AND STORAGE SYSTEM
10
Patent #:
Issue Dt:
02/08/2022
Application #:
16879405
Filing Dt:
05/20/2020
Publication #:
Pub Dt:
11/25/2021
Title:
SPECULATIVE RESOURCE ALLOCATION FOR ROUTING ON INTERCONNECT FABRICS
11
Patent #:
Issue Dt:
03/08/2022
Application #:
16902035
Filing Dt:
06/15/2020
Publication #:
Pub Dt:
12/24/2020
Title:
PROCESSOR CORES USING PACKET IDENTIFIERS FOR ROUTING AND COMPUTATION
12
Patent #:
Issue Dt:
10/11/2022
Application #:
16942492
Filing Dt:
07/29/2020
Publication #:
Pub Dt:
02/04/2021
Title:
OVERLAY LAYER FOR NETWORK OF PROCESSOR CORES
13
Patent #:
Issue Dt:
08/22/2023
Application #:
17035046
Filing Dt:
03/19/2014
Publication #:
Pub Dt:
03/31/2022
Title:
Overlay Layer Hardware Unit for Network of Processor Cores
14
Patent #:
Issue Dt:
07/30/2024
Application #:
17080433
Filing Dt:
10/26/2020
Publication #:
Pub Dt:
02/11/2021
Title:
Processing Core with Meta Data Actuated Conditional Graph Execution
15
Patent #:
Issue Dt:
03/19/2024
Application #:
17163124
Filing Dt:
01/29/2021
Publication #:
Pub Dt:
08/04/2022
Title:
APPLICATION DATA FLOW GRAPH EXECUTION USING NETWORK-ON-CHIP OVERLAY
16
Patent #:
Issue Dt:
06/03/2025
Application #:
17221469
Filing Dt:
04/02/2021
Publication #:
Pub Dt:
10/06/2022
Title:
GRAPH EXECUTION USING ACCESS REQUEST RESPONSE DYNAMIC BATCH ASSEMBLY
17
Patent #:
Issue Dt:
12/06/2022
Application #:
17221523
Filing Dt:
04/02/2021
Publication #:
Pub Dt:
10/06/2022
Title:
DATA STRUCTURE OPTIMIZED DEDICATED MEMORY CACHES
18
Patent #:
Issue Dt:
05/09/2023
Application #:
17321925
Filing Dt:
05/17/2021
Publication #:
Pub Dt:
09/02/2021
Title:
PROCESSING CORE WITH DATA ASSOCIATIVE ADAPTIVE ROUNDING
19
Patent #:
Issue Dt:
03/07/2023
Application #:
17401005
Filing Dt:
08/12/2021
Publication #:
Pub Dt:
02/16/2023
Title:
PRE-STAGED INSTRUCTION REGISTERS FOR VARIABLE LENGTH INSTRUCTION SET MACHINE
20
Patent #:
NONE
Issue Dt:
Application #:
17409577
Filing Dt:
08/23/2021
Publication #:
Pub Dt:
12/09/2021
Title:
PROCESSING CORE WITH METADATA ACTUATED CONDITIONAL GRAPH EXECUTION
21
Patent #:
Issue Dt:
07/25/2023
Application #:
17519947
Filing Dt:
11/05/2021
Publication #:
Pub Dt:
05/11/2023
Title:
Sparsity Uniformity Enforcement for Multicore Processor
22
Patent #:
Issue Dt:
07/04/2023
Application #:
17520084
Filing Dt:
11/05/2021
Publication #:
Pub Dt:
05/11/2023
Title:
Sparsity Uniformity Enforcement for Multicore Processor
23
Patent #:
Issue Dt:
10/15/2024
Application #:
17545860
Filing Dt:
12/08/2021
Publication #:
Pub Dt:
06/08/2023
Title:
COMPUTATIONAL CIRCUIT WITH HIERARCHICAL ACCUMULATOR
24
Patent #:
NONE
Issue Dt:
Application #:
17559952
Filing Dt:
12/22/2021
Publication #:
Pub Dt:
06/22/2023
Title:
RUNTIME PREDICTORS FOR NEURAL NETWORK COMPUTATION REDUCTION
25
Patent #:
NONE
Issue Dt:
Application #:
17589446
Filing Dt:
01/31/2022
Publication #:
Pub Dt:
08/17/2023
Title:
RUNTIME PREDICTORS FOR COMPUTATION REDUCTION IN DEPENDENT COMPUTATIONS
26
Patent #:
Issue Dt:
11/28/2023
Application #:
17686003
Filing Dt:
03/03/2022
Publication #:
Pub Dt:
06/16/2022
Title:
PROCESSOR CORES USING PACKET IDENTIFIERS FOR ROUTING AND COMPUTATION
27
Patent #:
NONE
Issue Dt:
Application #:
17705867
Filing Dt:
03/28/2022
Publication #:
Pub Dt:
07/14/2022
Title:
PROCESSING CORE WITH OPERATION SUPPRESSION BASED ON CONTRIBUTION ESTIMATE
28
Patent #:
Issue Dt:
04/16/2024
Application #:
17717769
Filing Dt:
04/11/2022
Publication #:
Pub Dt:
10/12/2023
Title:
SEAMLESS PLACE AND ROUTE FOR HETEROGENEOUS NETWORK OF PROCESSOR CORES
29
Patent #:
Issue Dt:
03/11/2025
Application #:
17945045
Filing Dt:
09/14/2022
Publication #:
Pub Dt:
02/09/2023
Title:
OVERLAY LAYER FOR NETWORK OF PROCESSOR CORES
30
Patent #:
Issue Dt:
08/26/2025
Application #:
17955539
Filing Dt:
09/29/2022
Publication #:
Pub Dt:
04/04/2024
Title:
MULTIPLICATION HARDWARE BLOCK WITH ADAPTIVE FIDELITY CONTROL SYSTEM
31
Patent #:
Issue Dt:
06/25/2024
Application #:
17982467
Filing Dt:
11/07/2022
Publication #:
Pub Dt:
03/02/2023
Title:
DATA STRUCTURE OPTIMIZED DEDICATED MEMORY CACHES
32
Patent #:
Issue Dt:
08/20/2024
Application #:
18098068
Filing Dt:
01/17/2023
Publication #:
Pub Dt:
05/18/2023
Title:
PRE-STAGED INSTRUCTION REGISTERS FOR VARIABLE LENGTH INSTRUCTION SET MACHINE
33
Patent #:
Issue Dt:
02/25/2025
Application #:
18129808
Filing Dt:
03/26/2021
Publication #:
Pub Dt:
07/27/2023
Title:
PROCESSOR CORES USING CONTENT OBJECT IDENTIFIERS FOR ROUTING AND COMPUTATION
34
Patent #:
Issue Dt:
07/16/2024
Application #:
18132962
Filing Dt:
04/10/2023
Publication #:
Pub Dt:
08/03/2023
Title:
PROCESSING CORE WITH DATA ASSOCIATIVE ADAPTIVE ROUNDING
35
Patent #:
Issue Dt:
01/28/2025
Application #:
18196418
Filing Dt:
05/11/2023
Publication #:
Pub Dt:
09/07/2023
Title:
OVERLAY LAYER HARDWARE UNIT FOR NETWORK OF PROCESSOR CORES
36
Patent #:
Issue Dt:
03/25/2025
Application #:
18202252
Filing Dt:
05/25/2023
Publication #:
Pub Dt:
10/12/2023
Title:
SPARSITY UNIFORMITY ENFORCEMENT FOR MULTICORE PROCESSOR
37
Patent #:
Issue Dt:
07/22/2025
Application #:
18609307
Filing Dt:
03/19/2024
Publication #:
Pub Dt:
09/26/2024
Title:
SEAMLESS PLACE AND ROUTE FOR HETEROGENEOUS NETWORK OF PROCESSOR CORES
38
Patent #:
Issue Dt:
06/24/2025
Application #:
18746561
Filing Dt:
06/18/2024
Publication #:
Pub Dt:
10/10/2024
Title:
PROCESSING CORE WITH DATA ASSOCIATIVE ADAPTIVE ROUNDING
39
Patent #:
NONE
Issue Dt:
Application #:
18756494
Filing Dt:
06/27/2024
Publication #:
Pub Dt:
10/17/2024
Title:
PROCESSING CORE WITH METADATA ACTUATED CONDITIONAL GRAPH EXECUTION
Assignor
1
Exec Dt:
12/06/2023
Assignee
1
150 FERRAND DRIVE, SUITE #901
TORONTO, CANADA M3C 3E5
Correspondence name and address
ERIC SCHEUERLEIN
3790 EL CAMINO REAL,
UNIT #531
PALO ALTO, CA 94306

Search Results as of: 09/08/2025 11:45 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT