Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 020149/0924 | |
| Pages: | 18 |
| | Recorded: | 11/23/2007 | | |
Attorney Dkt #: | QIM 2007 VJ 35693 US |
Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE ASSIGNOR INFORMATION PREVIOUSLY RECORDED ON REEL 019660 FRAME 0631. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT OF ASSIGNORS' INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
11749028
|
Filing Dt:
|
05/15/2007
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
Title:
|
INTEGRATED CIRCUITS; METHODS FOR MANUFACTURING AN INTEGRATED CIRCUIT; MEMORY MODULES; COMPUTING SYSTEMS
|
|
Assignees
|
|
|
GUSTAV-HEINEMANN-RING 212 |
MUNICH, GERMANY 81739 |
|
|
|
KOENIGSBRUECKERSTR. 180 |
DRESDEN, GERMANY 01099 |
|
Correspondence name and address
|
|
SLATER & MATSIL, L.L.P.
|
|
17950 PRESTON ROAD
|
|
SUITE 1000
|
|
DALLAS, TX 75252
|
Search Results as of:
05/27/2024 01:00 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|