Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 056774/0933 | |
| Pages: | 10 |
| | Recorded: | 07/07/2021 | | |
Conveyance: | SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
7
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
15857756
|
Filing Dt:
|
12/29/2017
|
Title:
|
STORAGE SYSTEM HAVING AN IN-LINE HARDWARE ACCELERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
15857758
|
Filing Dt:
|
12/29/2017
|
Title:
|
STORAGE SYSTEM AND A METHOD FOR APPLICATION AWARE PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2020
|
Application #:
|
15963131
|
Filing Dt:
|
04/26/2018
|
Title:
|
SYSTEM AND METHOD FOR COMPUTER DATA GARBAGE COLLECTION ACCELERATION USING PEER TO PEER DATA TRANSFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
16008084
|
Filing Dt:
|
06/14/2018
|
Title:
|
SYSTEM AND METHOD FOR DYNAMIC PIPELINING OF DIRECT MEMORY ACCESS (DMA) TRANSACTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
16014004
|
Filing Dt:
|
06/21/2018
|
Title:
|
SYSTEM AND METHOD FOR OPTIMIZING WRITE AMPLIFICATION OF NON-VOLATILE MEMORY STORAGE MEDIA
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
16033314
|
Filing Dt:
|
07/12/2018
|
Title:
|
SYSTEM AND METHOD FOR MEMORY INTERFACE LOAD BALANCING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/16/2020
|
Application #:
|
16051500
|
Filing Dt:
|
08/01/2018
|
Title:
|
SYSTEM AND METHOD FOR REDUCING READ LATENCY IN STORAGE DEVICES
|
|
Assignee
|
|
|
3003 TASMAN DRIVE |
SANTA CLARA, CALIFORNIA 95054 |
|
Correspondence name and address
|
|
DLA PIPER LLP (US)
|
|
401 B STREET
|
|
SUITE 1700
|
|
SAN DIEGO, CA 92101
|
Search Results as of:
06/20/2024 12:45 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|