Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 051850/0941 | |
| Pages: | 9 |
| | Recorded: | 11/14/2019 | | |
Attorney Dkt #: | YOR920150463US2 |
Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF MICHAEL A. GUILLORN'S NAME PREVIOUSLY RECORDED ON REEL 039615 FRAME 0182. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2018
|
Application #:
|
15254394
|
Filing Dt:
|
09/01/2016
|
Publication #:
|
|
Pub Dt:
|
03/09/2017
| | | | |
Title:
|
METHOD FOR MAKING NANOSHEET CMOS DEVICE INTEGRATING ATOMIC LAYER DEPOSITION PROCESS AND REPLACEMENT GATE STRUCTURE
|
|
Assignee
|
|
|
NEW ORCHARD ROAD |
ARMONK, NEW YORK 10504 |
|
Correspondence name and address
|
|
IBM CORPORATION
|
|
1101 KITCHAWAN ROAD, ROUTE 134, P.O. BOX 218
|
|
YORKTOWN, NY 10598
|
Search Results as of:
06/07/2024 06:09 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|