Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 019867/0949 | |
| Pages: | 3 |
| | Recorded: | 09/24/2007 | | |
Attorney Dkt #: | SUN-DH-340 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11846082
|
Filing Dt:
|
08/28/2007
|
Publication #:
|
|
Pub Dt:
|
03/06/2008
| | | | |
Title:
|
Semiconductor device and fabricating method thereof having through-electrode formed in scribe lane during metal layer formation in circuit area
|
|
Assignee
|
|
|
891-10 DAECHI-DONG, GANGNAM-GU |
SEOUL, KOREA, REPUBLIC OF 135-280 |
|
Correspondence name and address
|
|
JEFF LLOYD
|
|
PO BOX 142950
|
|
GAINESVILLE, FL 32614-2950
|
Search Results as of:
09/23/2024 07:35 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|