Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 019505/0955 | |
| Pages: | 2 |
| | Recorded: | 07/02/2007 | | |
Attorney Dkt #: | YOR920070141US1 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2011
|
Application #:
|
11772356
|
Filing Dt:
|
07/02/2007
|
Publication #:
|
|
Pub Dt:
|
01/08/2009
| | | | |
Title:
|
MULTI-BIT ERROR CORRECTION SCHEME IN MULTI-LEVEL MEMORY STORAGE SYSTEM
|
|
Assignee
|
|
|
NEW ORCHARD ROAD |
ARMONK, NEW YORK 10504 |
|
Correspondence name and address
|
|
IDO TUCHMAN
|
|
82-70 BEVERLY ROAD
|
|
KEW GARDENS, NY 11415
|
Search Results as of:
09/23/2024 06:03 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|