Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 035820/0962 | |
| Pages: | 5 |
| | Recorded: | 06/11/2015 | | |
Attorney Dkt #: | 98495.00005 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2015
|
Application #:
|
14054089
|
Filing Dt:
|
10/15/2013
|
Title:
|
HIGH TEMPERATURE EQUALIZED ELECTRICAL PARASITIC POWER PACKAGING METHOD FOR MANY PARALLELED SEMICONDUCTOR POWER DEVICES
|
|
Assignee
|
|
|
535 RESEARCH CENTER BLVD., |
SUITE 209 |
FAYETTEVILLE, ARKANSAS 72701 |
|
Correspondence name and address
|
|
BAKER & HOSTETLER LLP
|
|
WASHINGTON SQUARE, SUITE 1100
|
|
1050 CONNECTICUT AVENUE, N.W.
|
|
WASHINGTON, DC 20036-5304
|
Search Results as of:
06/15/2024 03:10 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|