Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 019801/0963 | |
| Pages: | 3 |
| | Recorded: | 09/10/2007 | | |
| Attorney Dkt #: | CNTR.2056 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10274842
|
Filing Dt:
|
10/18/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/15/2003
| | | | |
|
Title:
|
MICROPROCESSOR AND METHOD FOR UTILIZING DISPARITY BETWEEN BUS CLOCK AND CORE CLOCK FREQUENCIES TO PRIORITIZE CACHE LINE FILL BUS ACCESS REQUESTS
|
|
|
Assignee
|
|
|
|
|
| 1045 MISSION COURT |
| FREMONT, CALIFORNIA 94539 |
|
|
Correspondence name and address
|
| |
TAYSIE J. LOCKE
|
| |
1900 MESA AVE.
|
| |
COLORADO SPRINGS, CO 80906
|
Search Results as of:
06/28/2024 04:51 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
