|
Total properties:
18
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08698627
|
Filing Dt:
|
08/16/1996
|
|
Title:
|
GRAPHICS CONTROLLER INTEGRATED CIRCUIT WITHOUT MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/1997
|
Application #:
|
08699090
|
Filing Dt:
|
08/16/1996
|
|
Title:
|
GRAPHICS CONTROLLER INTEGRATED CIRCUIT WITHOUT MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2000
|
Application #:
|
08883538
|
Filing Dt:
|
06/26/1997
|
|
Title:
|
GRAPHICS CONTROLLER INTEGRATED CIRCUIT WITHOUT MEMORY INTERFACE PINS AND ASSOCIATED POWER DISSIPATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09467942
|
Filing Dt:
|
12/21/1999
|
|
Title:
|
GRAPHICS CONTROLLER INTEGRATED CIRCUIT WITHOUT MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10042952
|
Filing Dt:
|
01/07/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/17/2002
| | | | |
|
Title:
|
GRAPHICS CONTROLLER INTEGRATED CIRCUIT WITHOUT MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10064177
|
Filing Dt:
|
06/19/2002
|
|
Title:
|
SINGLE-STEP CONVERSION FROM RGB BAYER PATTERN TO YUV 4:2:0 FORMAT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10065899
|
Filing Dt:
|
11/27/2002
|
|
Title:
|
EDGE ENHANCER FOR RGB-BEYER TO YUV 4:2:0 CONVERTER WITH SHARPENED-Y FEEDBACK TO U, V TRANSFORMER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10248348
|
Filing Dt:
|
01/11/2003
|
|
Title:
|
OBJECT TRACKING USING ADAPTIVE BLOCK-SIZE MATCHING ALONG OBJECT BOUNDARY AND FRAME-SKIPPING WHEN OBJECT MOTION IS LOW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10249577
|
Filing Dt:
|
04/21/2003
|
|
Title:
|
OCCLUSION/DISOCCLUSION DETECTION USING K-MEANS CLUSTERING NEAR OBJECT BOUNDARY WITH COMPARISON OF AVERAGE MOTION OF CLUSTERS TO OBJECT AND BACKGROUND MOTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10604524
|
Filing Dt:
|
07/28/2003
|
|
Title:
|
TWO-LAYER DISPLAY-REFRESH AND VIDEO-OVERLAY ARBITRATION OF BOTH DRAM AND SRAM MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10604879
|
Filing Dt:
|
08/22/2003
|
|
Title:
|
METHODOLOGY FOR VERIFYING MULTI-CYCLE AND CLOCK-DOMAIN-CROSSING LOGIC USING RANDOM FLIP-FLOP DELAYS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2006
|
Application #:
|
10710238
|
Filing Dt:
|
06/28/2004
|
|
Title:
|
ETHERNET EMULATION USING A SHARED MAILBOX BETWEEN TWO PROCESSORS IN A FEATURE PHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10803783
|
Filing Dt:
|
03/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
|
Title:
|
GRAPHICS CONTROLLER INTEGRATED CIRCUIT WITHOUT MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10904336
|
Filing Dt:
|
11/04/2004
|
|
Title:
|
VIRTUALIZATION OF HARDWARE USER-INTERFACE USING A SHARED MAILBOX BETWEEN TWO PROCESSORS IN A FEATURE PHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10904337
|
Filing Dt:
|
11/04/2004
|
|
Title:
|
VIDEO OVERLAY BUFFER MIRRORED THROUGH A SHARED MAILBOX BETWEEN TWO PROCESSORS IN A FEATURE PHONE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10908259
|
Filing Dt:
|
05/04/2005
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
GRAPHICS CONTROLLER INTEGRATED CIRCUIT WITHOUT MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11382433
|
Filing Dt:
|
05/09/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
|
Title:
|
Graphics Controller Integrated Circuit without Memory Interface
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
11961624
|
Filing Dt:
|
12/20/2007
|
|
Title:
|
TWO-LAYER DISPLAY-REFRESH AND VIDEO-OVERLAY ARBITRATION OF BOTH DRAM AND SRAM MEMORIES
|
|
