skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:025419/0975   Pages: 13
Recorded: 11/24/2010
Attorney Dkt #:SAMSUNG SETTLEMENT
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 16
1
Patent #:
Issue Dt:
01/27/1998
Application #:
08537615
Filing Dt:
10/02/1995
Title:
DATA LOADING CIRCUIT FOR PARTIAL PROGRAM OF NONVOLATILE SEMICONDUCTOR MEMORY
2
Patent #:
Issue Dt:
05/05/1998
Application #:
08652654
Filing Dt:
05/28/1996
Title:
DATA READ CIRCUIT FOR A NONVOLATILE SEMICONDUCTOR MEMORY
3
Patent #:
Issue Dt:
11/23/1999
Application #:
09212053
Filing Dt:
12/15/1998
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
4
Patent #:
Issue Dt:
08/07/2001
Application #:
09395291
Filing Dt:
09/13/1999
Title:
METHOD OF MAKING A DYNAMIC RANDOM ACCESS MEMORY DEVICE UTILIZING CHEMICAL MECHANICAL POLISHING
5
Patent #:
Issue Dt:
06/04/2002
Application #:
09432101
Filing Dt:
11/02/1999
Publication #:
Pub Dt:
12/13/2001
Title:
MULTILAYER PASSIVATION PROCESS FOR FORMING AIR GAPS WITHIN A DIELECTRIC BETWEEN INTERCONNECTIONS
6
Patent #:
Issue Dt:
11/27/2001
Application #:
09557619
Filing Dt:
04/25/2000
Title:
Data input circuit of semiconductor memory device
7
Patent #:
Issue Dt:
12/18/2001
Application #:
09684822
Filing Dt:
10/10/2000
Title:
Trench isolation structure, semiconductor device having the same, and trench isolation method
8
Patent #:
Issue Dt:
05/20/2003
Application #:
09715372
Filing Dt:
11/17/2000
Title:
INTEGRATED CIRCUIT CHIP HAVING ANTI-MOISTURE-ABSORPTION FILM AT EDGE THEREOF AND METHOD OF FORMING ANTI-MOISTURE-ABSORPTION FILM
9
Patent #:
Issue Dt:
03/12/2002
Application #:
09766358
Filing Dt:
01/19/2001
Publication #:
Pub Dt:
08/02/2001
Title:
Semiconductor memory device having operation delay function of column address strobe command, and buffer and signal transmission circuit which are applied to the semiconductor memory device
10
Patent #:
Issue Dt:
11/19/2002
Application #:
09847791
Filing Dt:
05/02/2001
Publication #:
Pub Dt:
04/25/2002
Title:
SDRAM HAVING POSTED CAS FUNCTION
11
Patent #:
Issue Dt:
11/19/2002
Application #:
09887904
Filing Dt:
06/21/2001
Publication #:
Pub Dt:
01/03/2002
Title:
MULTI-STATE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
12
Patent #:
Issue Dt:
10/15/2002
Application #:
09911096
Filing Dt:
07/23/2001
Publication #:
Pub Dt:
11/15/2001
Title:
TRENCH ISOLATOIN REGIONS HAVING TRENCH LINERS WITH RECESSED ENDS
13
Patent #:
Issue Dt:
05/06/2003
Application #:
10010625
Filing Dt:
11/08/2001
Publication #:
Pub Dt:
08/15/2002
Title:
MEMORY CELL DECODER NOT INCLUDING A CHARGE PUMP
14
Patent #:
Issue Dt:
02/24/2004
Application #:
10396902
Filing Dt:
03/25/2003
Publication #:
Pub Dt:
09/25/2003
Title:
INTEGRATED CIRCUIT CHIP HAVING ANTI-MOISTURE-ABSORPTION FILM AT EDGE THEREOF AND METHOD OF FORMING ANTI-MOISTURE-ABSORPTION FILM
15
Patent #:
Issue Dt:
04/26/2005
Application #:
10449640
Filing Dt:
06/02/2003
Publication #:
Pub Dt:
04/15/2004
Title:
RECESSED GATE ELECTRODE MOS TRANSISTORS HAVING A SUBSTANTIALLY UNIFORM CHANNEL LENGTH ACROSS A WIDTH OF THE RECESSED GATE ELECTRODE AND METHODS OF FORMING SAME
16
Patent #:
Issue Dt:
05/13/2008
Application #:
11496401
Filing Dt:
08/01/2006
Publication #:
Pub Dt:
02/15/2007
Title:
SEMICONDUCTOR MEMORY DEVICE
Assignor
1
Exec Dt:
10/26/2010
Assignee
1
11 HINES ROAD
SUITE 203
OTTAWA, CANADA K2K 2X1
Correspondence name and address
MOSAID TECHNOLOGIES INCORPORATED
11 HINES ROAD
SUITE 203
OTTAWA, K2K 2X1 CANADA

Search Results as of: 06/19/2024 11:49 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT