Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015221/0977 | |
| Pages: | 4 |
| | Recorded: | 02/24/2004 | | |
| Conveyance: | CORRECTIVE TO CORRECT THE ASSIGNEE'S ADDRESS PREVIOUSLY RECORDED 011441 FRAME 0127. (ASSIGNMENT OF ASSIGNOR'S INTEREST) |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
09703845
|
Filing Dt:
|
11/02/2000
|
|
Title:
|
CAPACITANCE MEASUREMENT METHOD OF MICRO STRUCTURES OF INTEGRATED CIRCUITS
|
|
|
Assignee
|
|
|
|
|
| 5-33, KITAHAMA 4-CHOME, CHUO-KU, OSAKA-SHI |
| OSAKA 541-0041, JAPAN |
|
|
Correspondence name and address
|
| |
BARNES & THORNBURG
|
| |
PERRY PALAN
|
| |
750 17TH STREET, N.W., SUITE 900
|
| |
WASHINGTON, D.C. 20006
|
Search Results as of:
05/25/2024 01:41 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
