Total properties:
200
Page
2
of
3
Pages:
1 2 3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1994
|
Application #:
|
08062754
|
Filing Dt:
|
05/18/1993
|
|
Title:
|
LATCH-UP RESISTANT CMOS OUTPUT CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/1994
|
Application #:
|
08063208
|
Filing Dt:
|
05/18/1993
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/1994
|
Application #:
|
08070239
|
Filing Dt:
|
06/02/1993
|
|
Title:
|
DATA READING CIRCUIT HAVING A CLAMPING CIRCUIT FOR CLAMPING A PAIR OF DATA BUSES TO PREDETERMINED POTENTIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/1994
|
Application #:
|
08081124
|
Filing Dt:
|
06/25/1993
|
|
Title:
|
LIGHT-ACTIVATED SEMICONDUCTOR DEVICE HAVING LIGHT-EMITTING ELEMENTS, LIGHT-RECEIVING ELEMENTS AND OUTPUT ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/1994
|
Application #:
|
08086008
|
Filing Dt:
|
07/01/1993
|
|
Title:
|
WORD LINE SELECTION CIRCUIT FOR SIMULTANEOUSLY SELECTING A PLURALITY OF MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/1994
|
Application #:
|
08094614
|
Filing Dt:
|
07/20/1993
|
|
Title:
|
BOOTSTRAPPED HIGH-SPEED OUTPUT BUFFER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/1994
|
Application #:
|
08095766
|
Filing Dt:
|
07/23/1993
|
|
Title:
|
OBJECT DETECTING DEVICE HAVING MULTIPLE OPTICAL SENSORS WITH A COMMON OUTPUT LINE AND A COMMON SELECTION SIGNAL LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08113665
|
Filing Dt:
|
08/31/1993
|
|
Title:
|
MULTI-LAYER WIRING STRUCTURE HAVING NARROWED PORTIONS AT PREDETERMINED LENGTH INTERVALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08115662
|
Filing Dt:
|
09/03/1993
|
|
Title:
|
CLOCK FEEDING CIRCUIT AND METHOD FOR ADJUSTING CLOCK SKEW
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/1995
|
Application #:
|
08119440
|
Filing Dt:
|
08/23/1993
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE COMPRISING A TITANIUM NITRIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/05/1994
|
Application #:
|
08121504
|
Filing Dt:
|
09/15/1993
|
|
Title:
|
SYNCHRONOUS BURST-ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/1995
|
Application #:
|
08132111
|
Filing Dt:
|
10/05/1993
|
|
Title:
|
FUSE-PROGRAMMABLE REDUNDANCY CONTROL CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/1995
|
Application #:
|
08132952
|
Filing Dt:
|
10/07/1993
|
|
Title:
|
METHOD OF WRITING DATA INTO AND ERASING THE SAME FROM SEMICONDUCTOR NONVOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
08137292
|
Filing Dt:
|
10/14/1993
|
|
Title:
|
PLASMA PROCESSING APPARATUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
08141664
|
Filing Dt:
|
10/26/1993
|
|
Title:
|
SERIAL ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/1994
|
Application #:
|
08144557
|
Filing Dt:
|
11/02/1993
|
|
Title:
|
SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/1995
|
Application #:
|
08156360
|
Filing Dt:
|
11/23/1993
|
|
Title:
|
SENSE AMPLIFIER CONTROL CIRCUIT FOR SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/1995
|
Application #:
|
08156620
|
Filing Dt:
|
11/23/1993
|
|
Title:
|
ONE-TRANSISTOR ONE-CAPACITOR MEMORY CELL STRUCTURE FOR DRAMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/1996
|
Application #:
|
08170070
|
Filing Dt:
|
12/20/1993
|
|
Title:
|
SENSE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/1995
|
Application #:
|
08186093
|
Filing Dt:
|
01/25/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08189545
|
Filing Dt:
|
02/01/1994
|
|
Title:
|
BIAS CIRCUIT FOR PROVIDING A STABLE OUTPUT CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08193098
|
Filing Dt:
|
06/07/1994
|
|
Title:
|
SHOCK SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/1995
|
Application #:
|
08199163
|
Filing Dt:
|
02/25/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR READING DATA THEREFROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08211570
|
Filing Dt:
|
04/08/1994
|
|
Title:
|
IC CARD HAVING A BUILT-IN SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/1995
|
Application #:
|
08215487
|
Filing Dt:
|
03/21/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/1995
|
Application #:
|
08225968
|
Filing Dt:
|
04/08/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08226695
|
Filing Dt:
|
04/12/1994
|
|
Title:
|
LOCAL AREA NETWORK SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08240063
|
Filing Dt:
|
05/09/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING VOLATILE STORAGE UNIT AND NON-VOLATILE STORAGE UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/1995
|
Application #:
|
08243584
|
Filing Dt:
|
05/16/1994
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/1995
|
Application #:
|
08246283
|
Filing Dt:
|
05/19/1994
|
|
Title:
|
ADDRESS TRANSITION DETECTOR CIRCUIT AND METHOD OF DRIVING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08253773
|
Filing Dt:
|
06/03/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCORPORATING A TEST MODE THEREIN TO PERFORM AN AUTOMATIC REFRESH FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/1995
|
Application #:
|
08254676
|
Filing Dt:
|
06/06/1994
|
|
Title:
|
RADIATION-SENSITIVE RESIN COMPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/1995
|
Application #:
|
08254878
|
Filing Dt:
|
06/06/1994
|
|
Title:
|
SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
08256073
|
Filing Dt:
|
06/23/1994
|
|
Title:
|
INPUT/OUTPUT PROTECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1995
|
Application #:
|
08256113
|
Filing Dt:
|
06/24/1994
|
|
Title:
|
BARREL SHIFTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/1996
|
Application #:
|
08256228
|
Filing Dt:
|
06/29/1994
|
|
Title:
|
BOOSTER POWER GENERATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/1995
|
Application #:
|
08257450
|
Filing Dt:
|
06/08/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY WITH BIT LINE EQUALIZING MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
08258799
|
Filing Dt:
|
06/13/1994
|
|
Title:
|
WORD LINE SELECTION CIRCUIT FOR SELECTING MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08277527
|
Filing Dt:
|
07/19/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/1995
|
Application #:
|
08277704
|
Filing Dt:
|
07/20/1994
|
|
Title:
|
LOW-POWER BAUD RATE GENERATOR INCLUDING TWO OSCILLATORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/1996
|
Application #:
|
08278067
|
Filing Dt:
|
07/20/1994
|
|
Title:
|
CMOS OUTPUT CIRCUIT WITH HIGH SPEED IMPEDANCE MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08281213
|
Filing Dt:
|
07/27/1994
|
|
Title:
|
HIGH-SECURITY IC CARD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/1996
|
Application #:
|
08281457
|
Filing Dt:
|
07/27/1994
|
|
Title:
|
GATE ARRAY LSI
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08293148
|
Filing Dt:
|
08/19/1994
|
|
Title:
|
METHOD OF ARRANGING ALIGNMENT MARKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/05/1996
|
Application #:
|
08293519
|
Filing Dt:
|
08/19/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/1998
|
Application #:
|
08295685
|
Filing Dt:
|
08/24/1994
|
|
Title:
|
CACHE MEMORY APPARATUS FOR READING DATA CORRESPONDING TO INPUT ADDRESS INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08296364
|
Filing Dt:
|
08/24/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF DRIVING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08297120
|
Filing Dt:
|
08/29/1994
|
|
Title:
|
DRIVE VOLTAGE GENERATING CIRCUIT HAVING A CONTRAST CONTROL FUNCTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08297450
|
Filing Dt:
|
08/29/1994
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY (DRAM) WITH CACHE AND TAG
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/1995
|
Application #:
|
08302235
|
Filing Dt:
|
09/08/1994
|
|
Title:
|
CODEC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/1996
|
Application #:
|
08306916
|
Filing Dt:
|
09/16/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/1997
|
Application #:
|
08318175
|
Filing Dt:
|
10/05/1994
|
|
Title:
|
WORD LINE DRIVER IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/23/1996
|
Application #:
|
08326368
|
Filing Dt:
|
10/20/1994
|
|
Title:
|
STRIP LINE FILTER AND DUPLEXER FILTER USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/1996
|
Application #:
|
08328259
|
Filing Dt:
|
10/24/1994
|
|
Title:
|
OPTICAL ELEMENT MOUNTED ON A BASE HAVING A CAPACITOR IMBEDDED THEREIN
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08351117
|
Filing Dt:
|
11/30/1994
|
|
Title:
|
SEMICONDUCTOR MEMORY WITH IMPROVED TRANSFER GATE DRIVERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/1995
|
Application #:
|
08351125
|
Filing Dt:
|
11/30/1994
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A MULTILEVEL METALLIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/1997
|
Application #:
|
08351253
|
Filing Dt:
|
01/24/1995
|
|
Title:
|
VARIABLE-LENGTH CODE DECODER USING A CONTENT ADDRESSABLE MEMORY WITH MATCH INHIBITING GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/08/1997
|
Application #:
|
08366505
|
Filing Dt:
|
12/30/1994
|
|
Title:
|
A METHOD OF MANUFACTURING A ONE TRANSISTOR ONE-CAPACITOR MEMORY CELL STRUCTURE WITH A TRENCH CONTAINING A CONDUCTOR PENETRATING A BURICE INSULATING FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/1997
|
Application #:
|
08397199
|
Filing Dt:
|
03/07/1995
|
|
Title:
|
CARD RECEIVER ELECTRICALLY FOR CONTACTING A CARD MEDIUM HAVING A PLURALITY OF ELECTRICAL CONNECTING TERMINALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08397730
|
Filing Dt:
|
03/02/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH RESISTIVE POWER SUPPLY CONNECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/04/1998
|
Application #:
|
08411808
|
Filing Dt:
|
04/10/1995
|
|
Title:
|
METHOD FOR CONTROLLING IC CARD READER/WRITER TO TRANSMIT SAME CHARACTER FRAME UPON RECEIVING ECHO BACK CHARACTER INDICATING AN ERROR EXISTS IN RECEIVED CHARACTER FRAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/1995
|
Application #:
|
08420433
|
Filing Dt:
|
04/10/1995
|
|
Title:
|
METHOD OF READING DATA AND READ-ONLY MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/1996
|
Application #:
|
08423144
|
Filing Dt:
|
04/17/1995
|
|
Title:
|
METHOD OF MAKING A SEMICONDUCTOR DEVICE USING A TITANIUM-RICH SILICIDE FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/1998
|
Application #:
|
08446640
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
IC MODULE AND A DATA CARRIER EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/1997
|
Application #:
|
08449951
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2002
|
Application #:
|
08450553
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
EEPROM ERASING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/1999
|
Application #:
|
08454118
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
NEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/1997
|
Application #:
|
08455029
|
Filing Dt:
|
05/31/1995
|
|
Title:
|
CACHE MEMORY APPARATUS FOR READING DATA CORRESPONDING TO INPUT ADDRESS INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/1996
|
Application #:
|
08456576
|
Filing Dt:
|
06/01/1995
|
|
Title:
|
SENSE CIRCUIT, MEMORY CIRCUIT, NEGATIVE-RESISTANCE CIRCUIT, SCHMITT TRIGGER, LOAD CIRCUIT, LEVEL SHIFTER, AND AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/1996
|
Application #:
|
08457265
|
Filing Dt:
|
06/01/1995
|
|
Title:
|
INVERTING AMPLIFIER HAVING NEGATIVE-RESISTANCE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/07/1996
|
Application #:
|
08457426
|
Filing Dt:
|
06/01/1995
|
|
Title:
|
SENSE CIRCUIT, MEMORY CIRCUIT, NEGATIVE-RESISTANCE CIRCUIT, SCHMITT TRIGGER, LOAD CIRCUIT, LEVEL SHIFTER, AND AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/1996
|
Application #:
|
08457842
|
Filing Dt:
|
06/01/1995
|
|
Title:
|
LEVEL SHIFTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/1996
|
Application #:
|
08457879
|
Filing Dt:
|
06/01/1995
|
|
Title:
|
LOAD CIRCUIT TOLERATING LARGE CURRENT AND VOLTAGE SWINGS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08460762
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
FABRICATION PROCESS FOR A SEMICONDUCTOR PRESSURE SENSOR FOR SENSING PRESSURE APPLIED THERETO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/1997
|
Application #:
|
08470015
|
Filing Dt:
|
07/28/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING VOLATILE STORAGE UNIT AND NON-VOLATILE STORAGE UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08471205
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
METHOD FOR MANUFACTURING A CONDUCTIVE PATTERN STRUCTURE FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/1996
|
Application #:
|
08471778
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE HAVING VOLATILE STORAGE UNIT AND NON-VOLATILE STORAGE UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/1997
|
Application #:
|
08493581
|
Filing Dt:
|
06/22/1995
|
|
Title:
|
METHOD OF MANUFACTURING CONTACT STRUCTURE USING BARRIER METAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/1997
|
Application #:
|
08504062
|
Filing Dt:
|
07/18/1995
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING A MULTI-LAYERED CONDUCTIVE STRUCTURE WHICH INCLUDES AN ALUMINUM ALLOY LAYER, A HIGH MELTING TEMPERATURE METAL LAYER, AND A HIGH MELTING TEMPERATURE NITRIDE LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08505078
|
Filing Dt:
|
08/14/1995
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT WITH SURGE-PROTECTED OUTPUT MISFET'S
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/1996
|
Application #:
|
08508175
|
Filing Dt:
|
07/27/1995
|
|
Title:
|
ADDRESS TRANSITION DETECTOR CIRCUIT AND METHOD OF DRIVING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/1996
|
Application #:
|
08521818
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
SYNCHRONOUS DYNAMIC RANDOM ACESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/1997
|
Application #:
|
08529546
|
Filing Dt:
|
09/18/1995
|
|
Title:
|
BOOSTER POWER GENERATING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/1996
|
Application #:
|
08529707
|
Filing Dt:
|
09/18/1995
|
|
Title:
|
CACHE MEMORY DEVICE FOR STORING IMAGE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/1998
|
Application #:
|
08565958
|
Filing Dt:
|
12/04/1995
|
|
Title:
|
SYNCHRONOUS BURST-ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/1997
|
Application #:
|
08571513
|
Filing Dt:
|
12/13/1995
|
|
Title:
|
WAFER STRUCTURE IN A SEMICONDUCTOR DEVICE MANUFACTURING PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08587787
|
Filing Dt:
|
12/26/1995
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/1997
|
Application #:
|
08617576
|
Filing Dt:
|
03/19/1996
|
|
Title:
|
SHOCK SENSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/1998
|
Application #:
|
08619418
|
Filing Dt:
|
03/21/1996
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE EMPLOYING AN IMPROVED LAYOUT OF SENSE AMPLIFIERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08635879
|
Filing Dt:
|
04/23/1996
|
|
Title:
|
A DECODING CIRCUIT FOR A STORING CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08759720
|
Filing Dt:
|
12/06/1996
|
|
Title:
|
METHOD FOR ESTIMATING OPTIMUM POSITION OF A WAFER FOR FORMING IMAGE PATTERNS THEREON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2001
|
Application #:
|
08760557
|
Filing Dt:
|
12/04/1996
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING MULTI-LAYERED METALIZATION AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/1999
|
Application #:
|
08835060
|
Filing Dt:
|
04/03/1997
|
|
Title:
|
CONTACT STRUCTURE USING BARRIER METAL AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
08951658
|
Filing Dt:
|
10/16/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2001
|
Application #:
|
09055999
|
Filing Dt:
|
04/07/1998
|
|
Title:
|
BOOSTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2001
|
Application #:
|
09421951
|
Filing Dt:
|
10/21/1999
|
|
Title:
|
BOOSTER CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09680315
|
Filing Dt:
|
10/06/2000
|
|
Title:
|
EEPROM ERASING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10119124
|
Filing Dt:
|
04/10/2002
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
|
Title:
|
EEPROM ERASING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/2004
|
Application #:
|
10728851
|
Filing Dt:
|
12/08/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
EEPROM WRITING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10849241
|
Filing Dt:
|
05/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
EEPROM WRITING AND READING METHOD
|
|
