Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 025357/0988 | |
| Pages: | 10 |
| | Recorded: | 11/12/2010 | | |
| Attorney Dkt #: | RENASAS DRAM |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
9
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/1995
|
Application #:
|
08049398
|
Filing Dt:
|
04/21/1993
|
|
Title:
|
PULSE GENERATING CIRCUIT WITH TEMPERATURE COMPENSATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08458775
|
Filing Dt:
|
06/02/1995
|
|
Title:
|
PULSE GENERATING CIRCUIT AND A SEMICONDUCTOR MEMORY DEVICE PROVIDED WITH THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
09058987
|
Filing Dt:
|
04/13/1998
|
|
Title:
|
SYNCHRONOUS SEMICONDUCTOR DEVICE HAVING CIRCUITRY CAPABLE OF SURELY RESETTING TEST MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/11/2000
|
Application #:
|
09122762
|
Filing Dt:
|
07/27/1998
|
|
Title:
|
CLOCK SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PREVENTING OUTPUTTING OF INVALID DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2003
|
Application #:
|
09973886
|
Filing Dt:
|
10/11/2001
|
|
Publication #:
|
|
Pub Dt:
|
10/31/2002
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF ADJUSTING PHASE OF OUTPUT DATA AND MEMORY SYSTEM USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09986973
|
Filing Dt:
|
11/13/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE INCLUDING INTERNAL POTENTIAL GENERATING CIRCUIT ALLOWING TUNING IN SHORT PERIOD OF TIME AND REDUCTION OF CHIP AREA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2003
|
Application #:
|
10025857
|
Filing Dt:
|
12/26/2001
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2002
| | | | |
|
Title:
|
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10209901
|
Filing Dt:
|
08/02/2002
|
|
Publication #:
|
|
Pub Dt:
|
05/01/2003
| | | | |
|
Title:
|
REFRESH CONTROL CIRCUITRY FOR REFRESHING STORAGE DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10339288
|
Filing Dt:
|
01/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
OPERABLE SYNCHRONOUS SEMICONDUCTOR MEMORY DEVICE SWITCHING BETWEEN SINGLE DATA RATE MODE AND DOUBLE DATA RATE MODE
|
|
|
Assignee
|
|
|
|
|
| 6136 FRISCO SQUARE BLVD |
| SUITE 385 |
| FRISCO, TEXAS 75034 |
|
|
Correspondence name and address
|
| |
CLAY MCGURK
|
| |
P O BOX 6127
|
| |
LAGUNA NIGUEL, CA 92607
|
Search Results as of:
05/23/2024 08:58 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
