USPTO Assignments on the Web

	United States Patent and Trademark Office
	Home\|Site Index\|Search\|Guides\|Contacts\|eBusiness\|eBiz alerts\|News\|Help

Patent Assignment Details

NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:	032947/0989			Pages:	6
		Recorded:	05/22/2014
Attorney Dkt #:	ACQ-CYPRESS2
Conveyance:	ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).

Total properties: 10

Patent #:	6018686	Issue Dt:	01/25/2000	Application #:	08962519	Filing Dt:	10/31/1997
Title:	ELECTRICALLY IMPRINTING A SEMICONDUCTOR DIE WITH IDENTIFYING INFORMATION

Patent #:	6148279	Issue Dt:	11/14/2000	Application #:	08984814	Filing Dt:	12/04/1997
Title:	APPARATUS FOR RECORDING AND/OR READING PROGRAM HISTORY

Patent #:	6200896	Issue Dt:	03/13/2001	Application #:	09012019	Filing Dt:	01/22/1998
Title:	EMPLOYING AN ACIDIC LIQUID AND AN ABRASIVE SURFACE TO POLISH A SEMICONDUCTOR TOPOGRAPHY

Patent #:	6143663	Issue Dt:	11/07/2000	Application #:	09012089	Filing Dt:	01/22/1998
Title:	EMPLOYING DEIONIZED WATER AND AN ABRASIVE SURFACE TO POLISH A SEMICONDUCTOR TOPOGRAPHY

Patent #:	6232231	Issue Dt:	05/15/2001	Application #:	09143723	Filing Dt:	08/31/1998
Title:	PLANARIZED SEMICONDUCTOR INTERCONNECT TOPOGRAPHY AND METHOD FOR POLISHING A METAL LAYER TO FORM INTERCONNECT

Patent #:	6566249	Issue Dt:	05/20/2003	Application #:	09189411	Filing Dt:	11/09/1998
Title:	PLANARIZED SEMICONDUCTOR INTERCONNECT TOPOGRAPHY AND METHOD FOR POLISHING A METAL LAYER TO FORM WIDE INTERCONNECT STRUCTURES

Patent #:	6662150	Issue Dt:	12/09/2003	Application #:	09671637	Filing Dt:	09/27/2000
Title:	APPARATUS AND METHOD FOR RECORDING AND/OR READING PROGRAM HISTORY

Patent #:	6562272	Issue Dt:	05/13/2003	Application #:	09730910	Filing Dt:	12/05/2000
Title:	APPARATUS AND METHOD FOR DELAMINATION-RESISTANT, ARRAY TYPE MOLDING OF INCREASED MOLD CAP SIZE LAMINATE PACKAGES

Patent #:	6361415	Issue Dt:	03/26/2002	Application #:	09764590	Filing Dt:	01/17/2001
Title:	Employing an acidic liquid and an abrasive surface to polish a semiconductor topography

Patent #:	6849946	Issue Dt:	02/01/2005	Application #:	09779123	Filing Dt:	02/07/2001
Publication #:	US20020106886	Pub Dt:	08/08/2002
Title:	PLANARIZED SEMICONDUCTOR INTERCONNECT TOPOGRAPHY AND METHOD FOR POLISHING A METAL LAYER TO FORM INTERCONNECT

Assignor

Exec Dt:

03/18/2014

Assignee

3025 ORCHARD PARKWAY

SAN JOSE, CALIFORNIA 95134

Correspondence name and address
	CHRISTOPHER LATTIN
	3025 ORCHARD PARKWAY
	SAN JOSE, CA 95134

Search Results as of: 06/17/2024 11:24 PM

If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6

Web interface last modified: August 25, 2017 v.2.6