skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Total Assignments: 1
Patent #:
Issue Dt:
05/11/2021
Application #:
16833154
Filing Dt:
03/27/2020
Publication #:
Pub Dt:
08/06/2020
Inventors:
Shidhartha Das, Brian Tracy Cline, Mudit Bhargava, George McNeil Lattimore
Title:
METHOD, SYSTEM AND DEVICE FOR INTEGRATION OF BITCELLS IN A VOLATILE MEMORY ARRAY AND BITCELLS IN A NON-VOLATILE MEMORY ARRAY
Assignment: 1
Reel/Frame:
052249/0632Recorded: 03/27/2020Pages: 6
Conveyance:
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Assignors:
Exec Dt:
05/25/2018
Exec Dt:
06/13/2018
Exec Dt:
05/07/2018
Exec Dt:
05/25/2018
Assignee:
110 FULBORN ROAD
CAMBRIDGE, UNITED KINGDOM CB1 9NJ
Correspondent:
BERKELEY LAW & TECHNOLOGY GROUP, LLP
17933 NW EVERGREEN PLACE, SUITE 250
BEAVERTON, OR 97006

Search Results as of: 06/20/2024 05:29 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT