Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
12/28/2021
|
Application #:
|
16414488
|
Filing Dt:
|
05/16/2019
|
Publication #:
|
|
Pub Dt:
|
03/26/2020
| | | | |
Inventors:
|
Chih-Yung Lin, Hsiao-Lan Yang, Jiefeng Jeff Lin, Dian-Sheg Yu, Jhon Jhy Liaw
|
Title:
|
RECONFIGURING LAYOUT AND SIZING FOR TRANSISTOR COMPONENTS TO SIMULTANEOUSLY OPTIMIZE LOGIC DEVICES AND NON-LOGIC DEVICES
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
8, LI-HSIN RD. 6 |
HSINCHU SCIENCE PARK |
HSINCHU, TAIWAN 300-78 |
|
|
|
HAYNES AND BOONE, LLP |
2323 VICTORY AVENUE |
SUITE 700 |
DALLAS, TX 75219 |
|
|
Search Results as of:
05/29/2024 09:17 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|