Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
2
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2022
|
Application #:
|
17107484
|
Filing Dt:
|
11/30/2020
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2021
| | | | |
|
Inventors:
|
Chih Wei Lu, Chung-Ju Lee, Hai-Ching Chen, Chien-Hua Huang, Tien-I Bao
|
|
Title:
|
Method and Structure for Semiconductor Device Having Gate Spacer Protection Layer
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| NO. 8, LI-HSIN RD. 6 |
| SCIENCE-BASED INDUSTRIAL PARK |
| HSIN-CHU, TAIWAN 300-77 |
|
|
|
|
| HAYNES AND BOONE, LLP (24061) IP SECTION |
| 2323 VICTORY AVENUE |
| SUITE 700 |
| DALLAS, TX 75219 |
|
|
|
Assignment:
2
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 251 LITTLE FALLS DRIVE |
| WILMINGTON, DELAWARE 19808-1674 |
|
|
|
|
| MARK SPOLYAR |
| ALMANAC IP ADVISORS LLP |
| 22 HOFFMAN AVE |
| SAN FRANCISCO, CA 94114 |
|
|
Search Results as of:
06/22/2025 02:17 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
