Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
1
|
Patent #:
|
|
Issue Dt:
|
01/17/1989
|
Application #:
|
06910545
|
Filing Dt:
|
09/23/1986
|
Inventors:
|
GARY M. LEE, ANDRZEJ PECZALSKI
|
Title:
|
SCHOTTKY DIODE LOGIC FOR E-MODE FET/D-MODE FET VLSI CIRCUITS
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST.
|
|
|
|
|
|
HONEYWELL PLAZA |
A CORP. OF DE |
MINNEAPOLIS, MINNESOTA 55408 |
|
|
|
WILLIAM T. UDSETH |
OFFICE OF GENERAL COUNSEL |
HONEYWELL NC. |
P. O. BOX 524 |
MINNEAPOLIS, MN 55440 |
|
|
Search Results as of:
06/24/2024 03:04 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|