Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
01/07/1997
|
Application #:
|
08393077
|
Filing Dt:
|
02/23/1995
|
|
Inventors:
|
TETSUYA KANEKO, TAKASHI OHSAWA
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT FOR GENERATING AN INTERNAL POWER SOURCE VOLTAGE WITH REDUCED POTENTIAL CHANGES
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 72 HORIKAWA-CHO, SAIWAI-KU |
| KAWASAKI-SHI,, JAPAN |
|
|
|
|
| JOSEPH M. POTENZA |
| BANNER, BIRCH, MCKIE & BECKETT |
| 1001 G STREET, N.W. |
| ELEVENTH FLOOR |
| WASHINGTON, D.C. 20001-4597 |
|
|
Search Results as of:
05/01/2024 07:02 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
