Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
2
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08934774
|
Filing Dt:
|
09/22/1997
|
|
Inventors:
|
HIROTO KAWAGOE, TATSUMI SHIRASU, SHOGO KIYOTA, NORIO SUZUKI, EIICHI YAMADA, YUJI SUGINO et al
|
|
Title:
|
PROCESS FOR MANUFACTURING A SEMICONDUCTOR WAFER, A SEMICONDUCTOR WAFER, PROCESS FOR MANUFACTURING A SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE, AND SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 1753 SHIMONUMABE, NAKAHARA-KU |
| KAWASAKI-SHI |
| KANAGAWA, JAPAN 211-8668 |
|
|
|
|
| ANTONELLI, TERRY, STOUT & KRAUS, LLP |
| 1300 N. 17TH STREET, SUITE 1800 |
| ARLINGTON, VIRGINIA 22209 |
|
|
|
Assignment:
2
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 3025 ORCHARD PARKWAY |
| SAN JOSE, CALIFORNIA 95134 |
|
|
|
|
| CHRISTOPHER LATTIN |
| 3025 ORCHARD PARKWAY |
| SAN JOSE, CA 95134 |
|
|
Search Results as of:
05/26/2024 05:05 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
