Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09013097
|
Filing Dt:
|
01/26/1998
|
|
Inventors:
|
SURESH CHITTOR, CHIH-CHEN CHEN, SIN TIN TAN, JONATHAN NICK SPITZ
|
|
Title:
|
COHERENT VARIABLE LENGTH READS WHICH IMPLICATES MULTIPLE CACHE LINES BY A MEMORY CONTROLLER CONNECTED TO A SERIAL AND A PIPELINED BUS UTILIZING A PLURALITY OF ATOMIC TRANSACTIONS
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| P.O. BOX 58119 |
| 2200 MISSION COLLEGE BOULEVARD |
| SANTA CLARA, CALIFORNIA 95052 |
|
|
|
|
| KENYON & KENYON |
| ROBERT L. HAILS, JR., ESQ. |
| 1025 CONNECTICUT AVENUE, N.W. |
| WASHINGTON, D.C. 20036 |
|
|
Search Results as of:
09/22/2025 11:44 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
