Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
09881121
|
Filing Dt:
|
06/15/2001
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2001
| | | | |
|
Inventor:
|
Shigeru Ishibashi
|
|
Title:
|
SEMICONDUCTOR MEMORY PROVIDED WITH VERTICAL TRANSISTOR AND METHOD OF MANUFACTURING THE SAME
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 72 HORIKAWA-CHO, SAIWAI-KU |
| KAWASAKI-SHI, JAPAN |
|
|
|
|
| BANNER & WITCOFF, LTD. |
| JOSEPH M. POTENZA |
| 1001 G STREET, N.W., SUITE 1100 |
| WASHINGTON, DC 20001-4597 |
|
|
Search Results as of:
06/24/2024 04:11 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
