Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
06/07/2005
|
Application #:
|
10664469
|
Filing Dt:
|
09/17/2003
|
|
Inventors:
|
Yuri Mirgorodski, Vladislav Vashchenko, Peter J. Hopper
|
|
Title:
|
METHOD OF PMOS STACKED-GATE MEMORY CELL PROGRAMMING ENHANCEMENT UTILIZING STAIR-LIKE PULSES OF CONTROL GATE VOLTAGE
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 2900 SEMICONDUCTOR DRIVE |
| SANTA CLARA, CALIFORNIA 95051 |
|
|
|
|
| STALLMAN & POLLOCK LLP |
| MICHAEL J. POLLOCK |
| 121 SPEAR STREET, SUITE 290 |
| SAN FRANCISCO, CA 94105 |
|
|
Search Results as of:
06/22/2024 05:15 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
