Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
Total Assignments:
2
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10079997
|
Filing Dt:
|
02/19/2002
|
Publication #:
|
|
Pub Dt:
|
09/26/2002
| | | | |
Inventors:
|
Hideaki Maeda, Yoshiju Watanabe, Naoki Satoh, Yasuyuki Ito
|
Title:
|
SIGNAL PROCESSING TECHNIQUE FOR PREVENTING DELAY IN READ TIME FROM RETRY OPERATIONS
|
|
Assignment:
1
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
6, KANDA SURUGADAI 4-CHOME, CHIYODA-KU |
TOKYO, JAPAN |
|
|
|
TOWNSEND AND TOWNSEND AND CREW LLP |
ROBERT C. COLWELL |
TWO EMBARCADERO CENTER |
8TH FLOOR |
SAN FRANCISCO, CA 94111-3834 |
|
|
Assignment:
2
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
2880, KOZU |
ODAWARA-SHI, KANEGAWA-KEN, JAPAN |
|
|
|
TOWNSEND AND TOWNSEND AND CREW LLP |
ROBERT C. COLWELL |
TWO EMBARCADERO CENTER, EIGHTH FLOOR |
SAN FRANCISCO, CA 94111-3834 |
|
|
Search Results as of:
05/09/2024 07:23 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|