Patent Assignment Abstract of Title
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Total Assignments:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10994042
|
Filing Dt:
|
11/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
|
Inventors:
|
Eun-kuk Chung, Joon Kim, Suk-Chul Bang, Jong-Sun Ahn, Sang-hoon Lee, Woo-soon Jang et al
|
|
Title:
|
METHOD OF FABRICATING CMOS TRANSISTOR THAT PREVENTS GATE THINNING
|
|
|
Assignment:
1
|
|
|
|
|
|
|
ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
|
|
|
|
|
|
|
|
|
| 416 MAETAN-DONG, YEONGTONG-GU |
| SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
|
|
| MARGER JOHNSON & MCCOLLOM, P.C. |
| HOSOON LEE |
| 1030 S.W. MORRISON STREET |
| PORTLAND, OR 97205 |
|
|
Search Results as of:
06/04/2024 10:10 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
